OIF-MSA-100GLH-EM-01.1



OFTICAL INTERNETWORKING FORUM

Implementation Agreement for 100G Long-Haul DWDM Transmission Module – Electromechanical (MSA-100GLH)

IA # OIF-MSA-100GLH-EM-01.1

Date Approved September 20, 2011

Implementation Agreement created and approved by the Optical Internetworking Forum www.oiforum.com



Working Group:

Physical and Link Layer (PLL) Working Group

TITLE: Implementation Agreement for 100G Long-Haul DWDM Transmission Module – Electromechanical (MSA-100GLH)

SOURCE: TECHNICAL EDITOR

Jon Anderson, Ph. D. Opnext, Inc. 46429 Landing Parkway Fremont, CA 94538 Phone: +1-510-580-8832 Email: janderson@opnext.com

WORKING GROUP VICE CHAIR

Karl Gass Sandia National Laboratories P. O. Box 5800 MS-0874 Phone: +1-505-844-8849 Email: kgass@sandia.gov

WORKING GROUP CHAIR

David R. Stauffer, Ph. D. IBM Corporation 1000 River Road, MC 862J Essex Jct., VT 05452 Phone: +1-802-769-6914 Email: dstauffe@us.ibm.com

ABSTRACT: This Implementation Agreement specifies key electromechanical aspects of a 100G Long-Haul DWDM Transmission Module, for applications such as 100G PM-QPSK long-haul DWDM transmission. Key aspects include: module mechanical dimensions, electrical connector and pin assignment, module hardware signaling pins, high-speed electrical characteristics, power supply, power dissipation, and management interface.



The OIF is an international non profit organization with over 90 member companies, including the world's leading carriers and vendors. Being an industry group uniting representatives of the data and optical worlds, OIF's purpose is to accelerate the deployment of interoperable, cost-effective and robust optical internetworks and their associated technologies. Optical internetworks are data networks composed of routers and data switches interconnected by optical networking elements.

With the goal of promoting worldwide compatibility of optical internetworking products, the OIF actively supports and extends the work of national and international standards bodies. Working relationships or formal liaisons have been established with IEEE 802.1, IEEE 802.3, IETF, IP-MPLS Forum, IPv6 Forum, ITU-T SG13, ITU-T SG15, MEF, ATIS-OPTXS, ATIS-TMOC, TMF and the CFP MSA Group.

For additional information contact: The Optical Internetworking Forum, 48377 Fremont Blvd., Suite 117, Fremont, CA 94538 510-492-4040 Φ info@oiforum.com

www.oiforum.com

Notice: This Technical Document has been created by the Optical Internetworking Forum (OIF). This document is offered to the OIF Membership solely as a basis for agreement and is not a binding proposal on the companies listed as resources above. The OIF reserves the rights to at any time to add, amend, or withdraw statements contained herein. Nothing in this document is in any way binding on the OIF or any of its members.

The user's attention is called to the possibility that implementation of the OIF implementation agreement contained herein may require the use of inventions covered by the patent rights held by third parties. By publication of this OIF implementation agreement, the OIF makes no representation or warranty whatsoever, whether expressed or implied, that implementation of the specification will not infringe any third party rights, nor does the OIF make any representation or warranty whatsoever, whether expressed or implied, with respect to any claim that has been or may be asserted by any third party, the validity of any patent rights related to any such claim, or the extent to which a license to use any such rights may or may not be available or the terms hereof.

© 2011 Optical Internetworking Forum

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published and distributed, in whole or in part, without restriction other than the following, (1) the above copyright notice and this paragraph must be included on all such copies and derivative works, and (2) this document itself may not be modified in any way, such as by removing the copyright notice or references to the OIF, except as needed for the purpose of developing OIF Implementation Agreements.

By downloading, copying, or using this document in any manner, the user consents to the terms and conditions of this notice. Unless the terms and conditions of this notice are breached by the user, the limited permissions granted above are perpetual and will not be revoked by the OIF or its successors or assigns.

This document and the information contained herein is provided on an "AS IS" basis and THE OIF DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY WARRANTY THAT THE USE OF THE INFORMATION HEREIN WILL NOT INFRINGE ANY RIGHTS OR ANY IMPLIED WARRANTIES OF MERCHANTABILITY, TITLE OR FITNESS FOR A PARTICULAR PURPOSE.



1 <u>Table of Contents</u>

1 Table of Contents								
List of Figures5								
3 List of Tables5								
Document Revision History								
Introduction7								
6 Functional Description7								
7 Module Management Interface Description								
8 Electrical Specifications								
8.1 Operating Case Temperature8								
8.2 Electrical Power Supply and Power Dissipation8								
8.3 High Speed Pin Electrical Specifications9								
8.4 Control Pins (non-MDIO) Functional Description11								
8.5 Alarm Pins (non-MDIO) Functional Description14								
8.6 Module Management Interface Pins (MDIO) Description17								
8.7 Hardware Signaling Pin Electrical Specifications								
8.8 Hardware Signaling Pin Timing Specifications								
9 Mechanical Specifications								
9.1 Mechanical Overview23								
9.2 Electrical Connector								
9.3 Module Dimensions								
9.4 Host System Dimensions								
9.5 Module Optical Fiber Ports								
9.6 Pin Assignment								
10 References								
10.1 Normative references								
10.2 Informative references								
11 Appendix A: Glossary								
12 Appendix B: Open Issues / current work items								
13 Appendix C: List of companies belonging to OIF when document is								
approved								
14 Appendix D (informative): Pin Map Allocation for 40G Applications40								
15 Appendix E (informative): Optional Pin Map Allocation for 100G								
Applications								



2 <u>List of Figures</u>

FIGURE 1: 100G LONG-HAUL DWDM TRANSMISSION MODULE (MSA-100GLH) FUNCTIONA	۱L
DIAGRAM	8
FIGURE 2: HIGH SPEED I/O FOR DATA AND CLOCKS	10
FIGURE 3: TRANSMITTER DISABLE (TX DIS) TIMING DIAGRAM	13
FIGURE 4: MODULE LOW POWER (MOD LOPWR) TIMING DIAGRAM	14
FIGURE 5: RECEIVER LOSS OF SIGNAL (RX LOS) TIMING DIAGRAM	16
FIGURE 6: GLOBAL ALARM (GLB ALRMN) TIMING DIAGRAM	17
FIGURE 7: MODULE MDIO & MDC TIMING DIAGRAM	19
FIGURE 8: REFERENCE +3.3V LVCMOS INPUT/OUTPUT TERMINATIONS	20
FIGURE 9: REFERENCE MDIO INTERFACE TERMINATION	21
FIGURE 10: MSA-100GLH SIMPLIFIED START-UP FLOW DIAGRAM	22
FIGURE 11: HIROSE FX10A-168S-SV(83) RECEPTACLE CONNECTOR ASSEMBLY	24
FIGURE 12: HIROSE FX10A-168P-SV(83) HEADER CONNECTOR ASSEMBLY	25
FIGURE 13: FX10 CONNECTOR ALIGNMENT	26
FIGURE 14: MSA-100GLH NON-CONDUCTIVE SHEET DIMENSIONS	27
FIGURE 15: MSA-100GLH FLATTOP MECHANICAL DIMENSIONS - BOTTOM/SIDE VIEWS	28
FIGURE 16: MSA-100GLH FLATTOP MECHANICAL DIMENSIONS - TOP VIEW	29
FIGURE 17: MECHANICAL DIMENSIONS OF MSA-100GLH WITH INTEGRATED HEAT SINK	30
FIGURE 18: MSA-100GLH WITH INTEGRATED HEAT SINK - TOP VIEW	31
FIGURE 19: RECOMMENDED HOST SYSTEM LAYOUT FOR MSA-100GLH	31
FIGURE 20: MSA-100GLH OPTICAL FIBER PORT LOCATION AND DIMENSIONS	32

3 <u>List of Tables</u>

TABLE 1: MSA-100GLH PERFORMANCE SPECIFICATIONS	9
TABLE 2: MSA-100GLH REFERENCE CLOCK (REFCLK) CHARACTERISTICS	10
TABLE 3: OPTIONAL TXMCLK AND RXMCLK CHARACTERISTICS	11
TABLE 4: MSA-100GLH CONTROL PINS (NON-MDIO)	12
TABLE 5: MSA-100GLH ALARM PINS (NON-MDIO)	15
TABLE 6: MSA-100GLH MDIO MANAGEMENT INTERFACE PINS	18
TABLE 7: 3.3V LVCMOS ELECTRICAL CHARACTERISTICS	19
TABLE 8: 1.2V LVCMOS ELECTRICAL CHARACTERISTICS	20
TABLE 9: HARDWARE SIGNALING PINS TIMING PARAMETERS SUMMARY	22
TABLE 10: MSA-100GLH PIN-MAP	33
TABLE 11: MSA-100GLH ELECTRICAL CONNECTOR - ROW B PIN DESCRIPTION	34
TABLE 12: MSA-100GLH ELECTRICAL CONNECTOR - ROW A PIN DESCRIPTION	35
TABLE 13: MSA-100GLH ELECTRICAL CONNECTOR - ROW B PIN MAP (40G APPLICATION)	41
TABLE 14: MSA-100GLH ELECTRICAL CONNECTOR - ROW A PIN MAP (40G APPLICATION)	42
TABLE 15: MSA-100GLH ELECTRICAL CONNECTOR - ROW A PIN DESCRIPTION OPTION	44



4 <u>Document Revision History</u>

Working Group: Physical and Link Layer (PLL) Working Group

SOURCE: TECHNICAL EDITOR

Jon Anderson, Ph. D. Opnext, Inc. 46429 Landing Parkway Fremont, CA 94538 Phone: +1-510-580-8832 Email: janderson@opnext.com

WORKING GROUP VICE CHAIR

Karl Gass Sandia National Laboratories P. O. Box 5800 MS-0874 Phone: +1-505-844-8849 Email: kgass@sandia.gov

WORKING GROUP CHAIR

David R. Stauffer, Ph. D. IBM Corporation 1000 River Road, MC 862J Essex Jct., VT 05452 Phone: +1-802-769-6914 Email: dstauffe@us.ibm.com

DATE:

September 20, 2011

Revision	Date	Change Notes	By
OIF-MSA-100GLH-EM-01.0	June 8, 2010	Initial Release	J. Anderson
OIF-MSA-100GLH-EM-01.1	Sept. 20, 2011	Maintenance Release: - Added Appendix E (informative); - Clarification on module optical fiber boot exit area keep-out (Sec. 9.5) - Clarification on host-module connector mating condition (Sec. 9.3) - Clarification on mounting hole dimensions in Figures 15-17 - Modified Reference MDIO Interface Termination (Figure 9) - Minimum pulse widths specified for MDC and PM_SYNC pins in Table 9. - Added Informative Reference to CFP MSA Management Interface Specification V2.0	J. Anderson



5 <u>Introduction</u>

This document details an Implementation Agreement (IA) for a 100G Long-Haul DWDM Transmission Module – Electromechanical (MSA-100GLH) for optical line interface applications. While specifically addressing 100G PM-QPSK long-haul DWDM transmission applications [I1], this IA strives to remain modulation format and data rate agnostic whenever practical to maximize applicability to future market requirements.

This IA specifies key electromechanical aspects of the 100G Long-Haul DWDM Transmission Module (hereafter termed MSA-100GLH) that include the following: module mechanical dimensions, electrical connector and pin map, module hardware signaling pins, high-speed electrical characteristics, power supply, power dissipation, and management interface.

6 <u>Functional Description</u>

A functional block diagram of the MSA-100GLH is illustrated in Figure 1: 100G Long-Haul DWDM Transmission Module (MSA-100GLH) Functional Diagram

Key module functions include transmitter optics, receiver optics, interface ICs, module controller supporting an MDIO/MDC management interface, and power conversion for a single +12V DC power supply from the host. The MSA-100GLH is not hot pluggable, but is fastened to the host system board during line card assembly. The interface IC(s) and module electrical interface are generically specified to allow vendor specific customization of multilane "M-lane" ~ 11 Gbit/s interfaces. Module electrical interfaces include but are not limited to the following:

a) Simple bit multiplex
b) OTL4.10 [I2]
c) SFI-S [I3]
d) OTL3.4 [I2] (for 40G applications, see informative Appendix D)





7 <u>Module Management Interface Description</u>

The MSA-100GLH utilizes MDIO IEEE 802.3 Clause 45 [N1] for its management interface. The MSA-100GLH MDIO hardware implementation is specified in Section 8.6. The MSA-100GLH MDIO register set specifications are defined in [I5]. When multiple MSA-100GLH are connected via a single bus, a particular MSA-100GLH may be selected by using the MDIO Physical Port Address pins.

8 <u>Electrical Specifications</u>

8.1 **Operating Case Temperature**

The MSA-100GLH operating case temperature is specified in Table 1.

8.2 Electrical Power Supply and Power Dissipation

The MSA-100GLH is powered by a single +12V DC supply from the host board. This power supply is specified in Table 1. All voltages are measured at the electrical connector interface.

The MSA-100GLH power dissipation is specified in Table 1.



Table 1: MSA-100GLH Performance Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Note
+12V DC Supply Voltage	V _{cc}	11.4	12.0	12.6	V	+/- 5%
+12V DC Supply Current	I _{CC}			8.0	А	Notes 1 & 2
Power Supply Noise	V _{rip}			1	%р-р	1Hz – 20MHz
	-					
Power Dissipation	Pw			80	W	
Operating Case Temperature		0		70	°C	

Note: The parameter min and max values are specified End-of-Life within the overall relevant operating case temperature range. The typical values are referenced to +25°C, nominal power supply, Beginning-of -Life.

Note 1: Maximum current per pin shall not exceed 750mA.

Note 2: Icc max specified for current rating purposes. Normal operating current (Icc) must not exceed Pw / Vcc.

8.3 High Speed Pin Electrical Specifications

8.3.1 Transmitter Data (TX)

The Transmitter Data (TX) signals shall comply with CEI-11G-MR Low Swing option as per Clauses 9.3.1. and 9.3.1.2 [N2]. Full Swing support is not required. The recommended termination of the TX pins is given in Figure 2.

8.3.2 Receiver Data (RX)

The Receiver Data (RX) signals shall comply with CEI-11G-MR Clause 9.3.3 [N2]. The recommended termination of the RX pins is given in Figure 2.

8.3.3 Reference Clock (REFCLK)

The host shall supply a reference clock (REFCLK) at 1/16 of the electrical lane rate. The host shall optionally supply a reference clock (REFCLK) at 1/64 of the electrical lane rate.

The REFCLK shall be CML differential AC coupled and terminated with 50 Ohm internal V_{TT} within the MSA-100GLH, as shown in Figure 2. A frequency locked relationship is required between the transmit data lanes (TX/TXDSC) and the reference clock (REFCLK). There is no required phase relationship between the data lanes and the reference clock. The REFCLK frequency shall not deviate from nominal by more than ± 20 ppm. Detailed reference clock characteristics for the MSA-100GLH are given in Table 2.



Parameter	Symbol	Min	Тур	Max	Unit	Notes
Impedance	Zd	80	100	120	Ω	
Frequency	f		1/16			Of electrical lane rate -
						default
			1/64			Of electrical lane rate -
						optional
Frequency	Δf	-20		+20	ppm	
Stability						
Differential	V _{DIFF}	400		1600	mV	Peak-to-Peak Differential
Voltage						
Clock Duty Cycle	CDC	40		60	%	
Clock Rise/Fall	t _{r/f}	200		1250	ps	1/64 electrical lane rate
Time		50		315	ps	1/16 electrical lane rate

Table 2: MSA-100GLH Reference Clock (REFCLK) Characteristics

MSA-100GLH



Figure 2: High Speed I/O for Data and Clocks

8.3.4 Transmitter Monitor Clock (TXMCLK)

The MSA-100GLH optionally may supply a transmitter monitor clock (TXMCLK). This clock is intended to be used as a reference for measurements of the module optical transmit signal. If provided, the clock shall operate at 1/8 of the transmitter optical symbol rate for 32Gb



applications^T. This rate is optimized for triggering high-speed sampling scopes. Clock termination is shown in Figure 2. TXMCLK characteristics are summarized in Table 3.

8.3.5 Receiver Monitor Clock (RXMCLK)

The MSA-100GLH optionally may supply a receiver monitor clock (RXMCLK). This clock is intended to be used as a reference for measurements of the module receive data. If provided, the clock shall operate at 1/16 of the receiver electrical lane data rate. The RXMCLK may optionally operate at 1/64 of the receiver electrical lane data rate. Clock termination is shown in Figure 2. RXMCLK characteristics are summarized in Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Impedance	Zd	80	100	120	Ω	
Frequency - TXMCLK			1/8			Of TX optical symbol rate - default
Frequency - RXMCLK			1/16			Of RX electrical lane data rate - default
			1/64			Of RX electrical lane data rate - optional
Output Differential Voltage	V _{DIFF}	400		1600	mV	Peak-to-Peak Differential
Clock Duty Cycle	CDC	40		60	%	

Table 3: Optional TXMCLK and RXMCLK Characteristics

8.4 Control Pins (non-MDIO) Functional Description

The control functions between a host and a MSA-100GLH are conducted through a set of dedicated, non-data hardware signal pins on the 168-pin electrical connector and via an MDIO interface. The signal pins work together with the MDIO interface to form a complete HOST/MSA-100GLH management interface. Upon module initialization, the control functions are available. Pins allocated to control functions in the 168-pin electrical connector are listed in Table 4.

¹ For 40G applications, other clock rates may be necessary for operating with available test equipment.



Pin	Symbol	Description	Ι	Logic	"H"	"L"	Pull-up
#			/	_			/down
			0				
B20	PRG_CNTL1	Programmable Control 1	Ι	3.3V	Per MDIC)	
		Default: TRXIC_RSTn, TX & RX		LVCMOS	document		Pull-Up ¹
		ICs reset,					
		"0": reset, "1" or NC: enabled					
B19	PRG_CNTL2	Programmable Control 2	Ι	3.3V			Pull-Up ¹
		For Future Use		LVCMOS			
B18	PRG_CNTL3	Programmable Control 3	Ι	3.3V			Pull-Up ¹
		For Future Use		LVCMOS			
B13	PM_SYNC	Performance Monitoring Sync	Ι	3.3V			Pull-Down ²
		Rising edge synchronizes PM		LVCMOS			
		statistics counters					
B11	TX_DIS	Transmitter Disable	Ι	3.3V	Disable	Enable	Pull-Up ¹
		"0": transmitter enabled		LVCMOS			
		"1" or NC: transmitter disabled					
B10	MOD_LOPWR	Module Low Power	Ι	3.3V	Low	Enable	Pull-Up ¹
		"0": power-on enabled		LVCMOS	Power		
		"1" or NC: module in low power					
		(safe) mode					
B9	MOD_RSTn	Module Reset	Ι	3.3V	Enable	Reset	Pull-Down ²
		"0": resets the module		LVCMOS			
		"1": module enabled					

Table 4: MSA-100GLH Control Pins (non-MDIO) Image: Control Pins (non-MDIO)

Note 1: Pull-Up resistor (4.7k - 10kOhm) is located within the MSA-100GLH.

Note 2: Pull-Down resistor (4.7k - 10kOhm) is located within the MSA-100GLH.

8.4.1 Programmable Control Pins (PRG_CNTLs)

The Programmable Control pins (PRG_CNTL) allow the host to program certain MSA-100GLH control functions via a hardware pin. The intention is to allow for maximum design and debug flexibility. The default setting for Control 1 is control of the Transmit & Receive Reset. Controls 2 and 3 are for future use.

8.4.1.1 Programmable Control 1 Pin (PRG_CNTL1)

Programmable Control 1 Pin (PRG_CNTL1) is an input pin from the host, operating with programmable logic. It is pulled up in the MSA-100GLH. It can be re-programmed over MDIO registers to another MDIO control register while the module is in any steady state except Reset. The default function is Transmit & Receive circuitry reset (TRXIC_RSTn) with active-low logic. When TRXIC_RSTn is asserted (driven low), the digital transmit and receive circuitry is reset clearing all FIFOs and/or resetting all CDRs. When de-asserted, the digital transmit and receive circuitry shall resume normal operation.

8.4.1.2 Programmable Control 2 Pin (PRG_CNTL2)

Programmable Control 2 Pin (PRG_CNTL2) is an input from the host, operating with programmable logic. It is pulled up in the MSA-100GLH. It can be re-programmed over MDIO registers to another MDIO control register while the module is in any steady state except Reset. It is reserved for future use.



8.4.1.3 Programmable Control 3 Pin (PRG_CNTL3)

Programmable Control 3 Pin (PRG_CNTL3) is an input from the host, operating with programmable logic. It is pulled up in the MSA-100GLH. It can be re-programmed over MDIO registers to another MDIO control register while the module is in any steady state except Reset. It is reserved for future use.

8.4.1.4 Performance Monitoring Synchronization (PM_SYNC)

The Performance Monitoring Synchronization pin (PM_SYNC) is an input from the host. The purpose of this pin is to provide a synchronization pulse from the host time reference source for synchronizing module-level performance monitoring data collection with host system performance monitoring data collection. The default time period of this signal is 1 second. Use of PM_SYNC is optional for the MSA-100GLH.

8.4.1.5 Transmitter Disable Pin (TX_DIS)

The Transmitter Disable pin (TX_DIS) is an input from the host, operating with active-high logic. This pin is pulled up in the MSA-100GLH. When TX_DIS is asserted, all of the optical outputs inside a MSA-100GLH shall be switched off. When this pin is de-asserted, optical transmitters shall be switched on according to a predefined TX power-on process defined by module vendor specification. The timing diagram for TX_DIS pin is illustrated in Figure 3. Values for t_off and t_on are application specific and not specified in this IA.



Figure 3: Transmitter Disable (TX_DIS) Timing Diagram

8.4.1.6 Module Low Power Pin (MOD_LOPWR)

The Module Low Power pin (MOD_LOPWR) is an input from the host, operating with activehigh logic. It is pulled up in the MSA-100GLH. When MOD_LOPWR is asserted, the MSA-100GLH shall be in the low power state and will stay in the low power state as long as it is asserted. When de-asserted, the MSA-100GLH shall initiate the High-Power-Up process.

In Low Power mode, the MSA-100GLH shall communicate via the MDIO management interface. While the module is in Low Power mode, it has a maximum power consumption of 6W.

The timing diagram for the MOD_LOPWR pin is illustrated in Figure 4. Values for $t_MOD_LOPWR_on$ and $t_MOD_LOPWR_off$ are application specific and not specified in this IA.





Figure 4: Module Low Power (MOD_LOPWR) Timing Diagram

8.4.1.7 Module Reset Pin (MOD_RSTn)

The Module Reset pin (MOD_RSTn) is an input from the host, operating with active-low logic. This pin is pulled down in the MSA-100GLH. When MOD_RSTn is asserted (driven low), the MSA-100GLH enters the Reset state. When de-asserted, the MSA-100GLH exits the Reset state and shall begin an initialization process as part of the overall module start-up sequence.

8.5 Alarm Pins (non-MDIO) Functional Description

Alarm indications from the MSA-100GLH to the host are conducted through a set of dedicated, non-data hardware signal pins on the 168-pin electrical connector and via an MDIO interface. The signal pins work together with the MDIO interface to form a complete HOST/MSA-100GLH management interface. Upon module initialization, the alarm indication functions are available. Pins allocated to alarm functions in the 168-pin electrical connector are listed in Table 5.



Pin #	Symbol	Description	I / 0	Logic	"H"	"L"	Pull- up/down
B16	PRG_ALRM1	Programmable Alarm 1 set over MDIO	0	3.3V LVCMOS			
B15	PRG_ALRM2	Programmable Alarm 2 set over MDIO	0	3.3V LVCMOS			
B14	PRG_ALRM3	Programmable Alarm 3 set over MDIO	0	3.3V LVCMOS			
B8	RX_LOS	Receiver Loss of Signal	0	3.3V LVCMOS	LOS	OK	
A78	MOD_ABS	Module Absent "0": module present "1" or NC: module absent	0	GND	Absent	Present	Pull-Down ¹
B7	GLB_ALRMn	Global Alarm	0	3.3V LVCMOS w/ Open Drain	OK	Alarm	Note 2

Table 5: MSA-100GLH Alarm Pins (non-MDIO)

Note 1: Pull-down resistor (<100Ohm) is located within the MSA-100GLH. A Pull-Up resistor should be located on the host.

Note 2: Pull-Up resistor on host.

8.5.1 Programmable Alarm Pins (PRG_ALRMs)

The Programmable Alarm pins enable the host system to program MSA-100GLH supported alarms to dedicated hardware pins.

8.5.1.1 Programmable Alarm 1 Pin (PRG_ALRM1)

Programmable Alarm 1 Pin (PRG_ALRM1) is an output to the host, operating with programmable logic. It can be re-programmed over MDIO registers to another MDIO alarm register while the MSA-100GLH is in any steady state except Reset. The default function is High Power On (HIPWR_ON) indicator with active-high logic.

8.5.1.2 Programmable Alarm 2 Pin (PRG_ALRM2)

Programmable Alarm 2 Pin (PRG_ALRM2) is an output to the host, operating with programmable logic. It can be re-programmed over MDIO registers to another MDIO alarm register while the MSA-100GLH is in any steady state except Reset. The default function is Module Ready (MOD_READY) indicator with active-high logic.

The default function MOD_READY is used by the MSA-100GLH during the module initialization. When asserted, it indicates the MSA-100GLH has completed the necessary initialization process and is ready to transmit and receive data.

8.5.1.3 Programmable Alarm 3 Pin (PRG_ALRM3)

Programmable Alarm 3 Pin (PRG_ALRM3) is an output to the host, operating with programmable logic. It can be re-programmed over MDIO registers to another MDIO alarm register while the MSA-100GLH is in any steady state except Reset. The default function is Module Fault (MOD FAULT) indicator with active-high logic.



The default function MOD_FAULT is used by the MSA-100GLH during module initialization. When asserted, it indicates the MSA-100GLH has entered into a fault state.

8.5.2 Receiver Loss of Signal Pin (RX_LOS)

The Receiver Loss of Signal pin (RX_LOS) is an output to the host, operating with active-high logic. When asserted, it indicates received optical power in the MSA-100GLH is lower than the expected value. The optical power at which RX_LOS is asserted is application specific and specified by the host system or module vendor. The timing diagram for the RX_LOS pin is illustrated in Figure 5. Values for t_loss_on and t_ loss_off are application specific and not specified in this IA.



Figure 5: Receiver Loss of Signal (RX_LOS) Timing Diagram

8.5.3 Module Absent Pin (MOD_ABS)

The Module Absent (MOD_ABS) pin is an output from the MSA-100GLH to the host. It is pulled up on the host board and is pulled down to ground in the MSA-100GLH. MOD_ABS asserts a "Low" condition when the MSA-100GLH is plugged into a host socket. MOD_ABS is asserted "High" when the MSA-100GLH is physically absent from a host socket.

8.5.4 Global Alarm Pin (GLB_ALRMn)

The Global Alarm pin (GLB_ALRMn) is an output to the host, operating with active-low logic. When GLB_ALRMn is asserted (driven low), it indicates that a Fault/Alarm/Warning/Status (FAWS) condition has occurred. It is driven by the logical OR of all fault, alarm, warning and status conditions latched in the latched registers. Masking Registers are provided so that GLB-ALRMn may be programmed to assert only for specific fault/alarm/warning/status conditions. It is recommended that the host board be designed to support high-priority event handling service to respond to the assertion of this pin. Upon the assertion of this pin, the host event handler identifies the source of the fault by reading the latched registers over the MDIO interface. The reading action clears the latched registers, which in turn causes the MSA-100GLH to de-assert (driven high) the GLB_ALRMn pin.

The timing diagram for the GLB_ALRMn pin is illustrated in Figure 6. Values for t_{GLB}_{ALRM} on and t_{GLB}_{ALRMn} off are application specific and not specified in this IA.





Figure 6: Global Alarm (GLB_ALRMn) Timing Diagram

Note: In this Figure the Fault Occurrence is shown transitioning to a "Normal" status. In order for this transition to occur, a read of the alarm register must have occurred such that the fault has been received.

8.6 Module Management Interface Pins (MDIO) Description

The MSA-100GLH supports control, alarm and monitoring functions via dedicated hardware pins and via an MDIO bus. The MSA-100GLH MDIO electrical interface consists of 7 pins: 1 pin for MDIO, 1 pin for MDC, and 5 MDIO Physical Port Address pins. MDC is the MDIO clock line driven by the host. MDIO is the bidirectional data line driven by both the host and module, depending upon the data direction. Pins allocated to instantiate the MDIO interface in the MSA-100GLH electrical connector are listed in Table 6.



Pin #	Symbol	Description	I /	Logic	"H"	"L"	Pull-up /down
			0				
A28	MDIO	Management Data I/O bi-directional	Ι	1.2V			
			/	LVCMOS			
			0				
A27	MDC	MDIO Clock	Ι	1.2V			
				LVCMOS			
B21	PRTADR0	MDIO Physical Port Address bit 0	Ι	1.2V			
				LVCMOS			
B22	PRTADR1	MDIO Physical Port Address bit 1	Ι	1.2V			
				LVCMOS			
B23	PRTADR2	MDIO Physical Port Address bit 2	Ι	1.2V			
				LVCMOS			
B24	PRTADR3	MDIO Physical Port Address bit 3	Ι	1.2V			
				LVCMOS			
B25	PRTADR4	MDIO Physical Port Address bit 3	Ι	1.2V			
				LVCMOS			

Table 6: MSA-100GLH MDIO Management Interface Pins

8.6.1 Management Data Input/Output Pin (MDIO)

The MDIO specification is defined in IEEE 802.3 Clause 45 [N1]. The MSA-100GLH shall support 4.0 Mbit/s maximum data rate. The MSA-100GLH uses an MDIO with 1.2V LVCMOS logic.

8.6.2 Management Data Clock Pin (MDC)

The host specifies a maximum MDC rate of 4.0 MHz and MSA-100GLH hence shall support a maximum MDC rate up to 4.0 MHz. The timing diagram for the MDIO and MDC pins is illustrated in Figure 7: Module MDIO & MDC Timing Diagram

The MSA-100GLH shall support a minimal setup (t_{setup}) and hold (t_{hold}) time in its MDIO implementation (see Table 9).



Figure 7: Module MDIO & MDC Timing Diagram

Note: Measured at Module MDIO & MDC pins.

8.6.3 MDIO Physical Port Address Pins (PRTADRs)

The MDIO Physical Port Address pins (PRTADRs) are used by the host system to address all of the MSA-100GLHs contained within its management domain. PRTADR0 corresponds to the LSB in the physical port addressing scheme. The 5-pin Physical Port Address lines are driven by the host to set the module Physical Port Address which should match the address specified in the MDIO Frame. It is recommended that the Physical Port Addresses not be changed while the MSA-100GLH is powered on.

8.7 Hardware Signaling Pin Electrical Specifications

8.7.1 Control & Alarm Pins: 3.3V LVCMOS Electrical Characteristics

The hardware control and alarm pins specified as 3.3V LVCMOS functionality described above shall meet the electrical characteristics described in Table 7. Figure 8 illustrates the recommended reference pin input and output terminations.

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	3.2	3.3	3.4	V
Input High Voltage	VIH	2	-	VCC+0.3	V
Input Low Voltage	VIL	-0.3	-	0.8	V
Input Leakage Current	IIN	-10	-	+10	μA
Output High Voltage (I _{OH} =-100 μA)	VOH	VCC-0.2	-	-	V
Output Low Voltage (I_{OL} = 100 μ A)	VOL	-	-	0.2	V

Table 7: 3.3V LVCMOS Electrical Characteristics





Figure 8: Reference +3.3V LVCMOS Input/Output Terminations

8.7.2 MDIO Interface Pins: 1.2V LVCMOS Electrical Characteristics

The MDIO pins specified as 1.2V LVCMOS functionality described above shall meet the electrical characteristics described in Table 8. Figure 9 illustrates the recommended reference pin input and output terminations.

Parameter	Symbol	Min	Тур	Max	Unit
Input High Voltage	VIH	0.84	-	1.5	V
Input Low Voltage	VIL	-0.3	-	0.36	V
Input Leakage Current	IIN	-100	-	+100	μA
Output High Voltage	VOH	1.0	-	1.5	V
Output Low Voltage	VOL	-0.3	-	0.2	V
Output High Current	IOH	-	-	-4	mA
Output Low Current	IOL	+4	-	-	mA
Input Capacitance	Ci	-	-	10	pF

Table 8: 1.2V	LVCMOS	Electrical	Characteristics
---------------	--------	------------	-----------------



Figure 9: Reference MDIO Interface Termination

Note: MDC pull-up resistor is optional.

Note: Host termination resistor value of 560 Ohms is recommended. This value provides the best balance of performance for both open-drain and active tri-state driver in the module. Host termination resistor values below 560 Ohms are allowed, to a minimum of 250 Ohms, but this degrades driver performance. Host termination resistor values above 560 Ohms are allowed, but this degrades open-drain driver performance.

8.8 Hardware Signaling Pin Timing Specifications

The MSA-100GLH is designed to have a tightly coupled interface with host systems. A simplified overview of the recommended start-up sequence is illustrated in Figure 10. This Figure indicates steady state conditions, transient state conditions and associated signaling flags to indicate state transitions. A complete description is defined in the MDIO management interface specification [I5].



Figure 10: MSA-100GLH Simplified Start-Up Flow Diagram

The MSA-100GLH is designed to support a range of optical transport applications. Many of the timing parameters associated with the module hardware control and alarm pins are application specific and thus are not specified in this IA. A summary of the timing parameters for the MSA-100GLH is given in Table 9.

Parameter	Symbol	Min	Max	Unit	Notes
Transmitter Disabled	t_off				Application specific.
(TX_DIS asserted)					Defined by module
					vendor.
Transmitter Enabled	t_on				Application specific.
(TX_DIS de-asserted)					Defined by module
					vendor.
MOD_LOPWR on	t_MOD_LOPWR_on				Application specific.
					Defined by module
					vendor.
MOD_LOPWR off	t_MOD_LOPWR_off				Application specific.
					Defined by module
					vendor.
Module Reset Assert	MOD_RSTn				Application specific.
					Defined by module
					vendor.
Module Reset De-assert	MOD_RSTn				Application specific.
					Defined by module
					vendor.
Module Absent	MOD_ABS				Application specific.
					Defined by module
					vendor.
Receiver Loss of Signal	t_loss_on				Application specific.
Assert Time					Defined by module
					vendor.
Receiver Loss of Signal	t_loss_off				Application specific.

Table 9: Hardware	Signaling P	ins Timing Pa	arameters Summary
	0 0		1



De-assert Time					Defined by module
					vendor.
Global Alarm Assert	t_GLB_ALRMn_on				This is a logical
Delay Time					"OR" of associated
					MDIO alarm &
					status registers. See
					MDIO spec for
					details.
Global Alarm De-assert	t_GLB_ALRMn_off				This is a logical
Delay Time					"OR" of associated
					MDIO alarm &
					status registers. See
					MDIO spec for
					details.
Management Interface	t _{prd}	250		ns	MDC is 4 MHz rate;
Clock Period	-				duty cycle =
					50% ± 10% (typ.)
Host MDIO setup time	t _{setup}	10		ns	
Host MDIO hold time	t _{hold}	10		ns	
Module MDIO delay	t_{delay}		175	ns	
time					
Performance					Default period=1
Monitoring					sec. ; min high/low
Synchronization					time = 100msec.
(PM_SYNC) (optional)					

9 <u>Mechanical Specifications</u>

9.1 Mechanical Overview

The MSA-100GLH is designed to be assembled into a host system line card. The MSA-100GLH is electrically connected to the host line card by a 168 position connector specified herein and is physically fastened to the host line card by mounting screws through the host line card PCB. The MSA-100GLH supports two optical fiber pigtails, one for optical transmit and one for optical receive. These optical fiber pigtails are terminated and attached to host line card face plate. The MSA-100GLH is not designed to be hot-pluggable. Its power and initialization sequencing in the host line card are specified by the host line card and transponder vendors.

9.2 Electrical Connector

The Hirose FX10A-168P/S-SV(83) connector assembly [N3] is specified for the host line card – MSA-100GLH electrical connector. This connector is a two component (header, receptacle), 168 position, board mounted style assembly. It meets CEI-11G-MR [N2] signal integrity performance and provides 4mm - 8mm mated stack height flexibility by header component changes only, i.e. the MSA-100GLH receptacle component remains fixed. Detailed mechanical specifications and layout design application notes may be found at [N3].

The Hirose FX10B-168P/S-SV(83) connector assembly [N3] is also specified as an option for the host line card – MSA-100GLH electrical connector. The FX10A connector style has guidepost



features whereas the FX10B style does not. The FX10A and FX10B components are mate compatible and may be interchanged. Manufacturers can select either FX10A or FX10B version as appropriate for their design flow.

9.2.1 Module Electrical Connector

The MSA-100GLH electrical connector is the Hirose FX10A-168S-SV(83) receptacle connector assembly[N3] illustrated in Figure 11. Pin orientation is also indicated in Figure 11. The Hirose FX10B-168S-SV(83) receptacle is also an option for the MSA-100GLH electrical connector.



Figure 11: Hirose FX10A-168S-SV(83) Receptacle Connector Assembly

9.2.2 Host Electrical Connector

The host line card electrical connector is the Hirose FX10A-168P-SV(83) header connector assembly[N3] illustrated in Figure 12. Pin orientation is also indicated in Figure 12. The Hirose FX10B-168P-SV(83) header is also an option for the host line card electrical connector.



Figure 12: Hirose FX10A-168P-SV(83) Header Connector Assembly

9.2.3 Host-Module Connector Alignment

For alignment of host – MSA 100GLH connector mating, misalignment should be smaller that the maximum allowable misalignment value of the connector (CN) mating. Maximum gap between the connector guide pin (GP) and the PCB guide pin hole (GH) is:

Maximum Gap =

$$\frac{\phi GH - \phi GP}{2} \le \text{Maximum misalignment of the CN}$$

to assure CN mating after inserting guide pins into the guide pin hole. If

Maximum Gap =

$$\frac{\phi GH - \phi GP}{2} \ge \text{Maximum misalignment of the CN}$$

this may cause connector and contact deformation. Tolerance of GP and GH is defined in Figure 13. Maximum allowable misalignment should be ≤ 0.42 mm for FX10.



Maximum Gap should be



Figure 13: FX10 Connector Alignment

9.3 Module Dimensions

Two options are specified for the MSA-100GLH mechanical dimensions:

- 1) Flattop
- 2) Integrated Heat Sink

The flattop option is specified to allow customization of the MSA-100GLH bolt-on heat sink for supporting a wide array of optical transport applications. With this option, the bolt-on heat sink is specified by the host system designer, allowing maximum flexibility in their system design while maintaining a common module form factor.

The integrated heat sink option is specified to simplify the host system design and supports module thermal performance per the maximum power consumption specified in Section 8.2.

Mechanical dimensions of the MSA-100GLH with non-conductive sheet are specified in Figure 14. If a non-conductive sheet is used, the thickness is specified as 0.15 ± 0.05 mm.



Module and Host PCB dimensions and tolerances in mm.

Figure 14: MSA-100GLH Non-conductive Sheet Dimensions

Note: The module vendor must ensure the module connector receptacle component is placed to enable the module to properly mate with the host connector header when the minimum height header component (i.e. C=4mm) is used by the host.

9.3.1 Flattop

Mechanical dimensions of the MSA-100GLH flattop module are specified in Figure 15. The maximum module size is specified as: 127.0mm x 177.8mm (5" x 7")

Figure 15 also specifies the receptacle connector position, connector guide pin locations and module mounting hole locations.





Figure 15: MSA-100GLH Flattop mechanical dimensions - bottom/side views

The module heat sink mounting hole locations for the flattop option are specified in Figure 16. These mounting holes are not applicable to the MSA-100GLH with an integrated heat sink.



Figure 16: MSA-100GLH Flattop mechanical dimensions - top view

9.3.2 Integrated Heat Sink

Mechanical dimensions of the MSA-100GLH with integrated heat sink are specified in Figure 17. The maximum module size is specified as: 127.0mm x 177.8mm (5" x 7")

Figure 17 also specifies the receptacle connector position, connector guide pin locations and module mounting hole locations.



Figure 17: Mechanical Dimensions of MSA-100GLH with Integrated Heat Sink

The top view of the MSA-100GLH is illustrated in Figure 18. The integrated heat-sink fin orientation and dimensions are module-vendor specific and are not specified in this document. However, the module height is required to fit within the maximum height dimension specified in Figure 17.





TOP VIEW ALL DIMENSIONS IN MM

Figure 18: MSA-100GLH with Integrated Heat Sink - top view

9.4 Host System Dimensions

The recommended host system dimensions including host board layout are given in Figure 19. PCB design guidelines for the Hirose FX10 connector assembly may be found at Reference [I4].



Figure 19: Recommended Host System Layout for MSA-100GLH



The MSA-100GLH optical transmit and receive fiber pigtail port location, dimensions and orientation are specified in Figure 20. The fiber pigtail type, length and connector type parameters are vendor specified and not specified in this document. The fiber boot exit area is solely for the purpose of indicating where the fibers are to exit the module side-wall at $30^{\circ} \pm 3^{\circ}$ with fiber boots for strain relief.



Figure 20: MSA-100GLH Optical Fiber Port Location and Dimensions

9.6 Pin Assignment

The MSA-100GLH electrical connector has 168 pin positions that are arranged in a dual-row assembly. The pin assignment is specified in Table 10. Detailed description of the pin assignment is given in Table 11 and Table 12. The pin orientation is illustrated in Figure 17.

A pin map for 40G applications is given in informative Appendix D.

An optional pin-map for increasing 100G module +12v power supply is given in informative Appendix E.



Table 10: MSA-100GLH Pin-Map

B84	12V	A84	12V
B83	12V	A83	12V
B82	12V	A82	12V
B81	12V GND	A81	12V GND
Don	12V_CND	A01	12V_CND
B80	12V_GND	A80	12V_GND
B79	12V_GND	A79	12V_GND
B78	GND	A78	MOD ABS
B77	TXMCLKn	A77	GND
B76	GND	A76	RYMCLKn
070	TYMCLK	A70	CND
B/5	TXMCLKp	A/5	GND
B74	GND	A74	RXMCLKp
B73	TX0n	A73	GND
B72	GND	Δ72	RX0n
D74	TYOn	A71	CND
D/1	тлор	A/1	OND
B70	GND	A/0	RX0p
B69	TX1n	A69	GND
B68	GND	A68	RX1n
D67	TV1n	A67	GND
D07	татр	A07	DX4
B00	GND	A66	кхтр
B65	TX2n	A65	GND
B64	GND	A64	RX2n
D63	TY2n	A63	GND
000	TAZP	AUD	DYO
B62	GND	A62	RX2p
B61	TX3n	A61	GND
B60	GND	A60	RX3n
B50	TX3n	Δ50	GND
0.53	CND	A59	DV2n
858	GND	A58	казр
B57	1X4n	A57	GND
B56	GND	A56	RX4n
B55	TX4n	Δ55	GND
055	CND	A53	DX4n
B54	GND	A54	кх4р
B53	TX5n	A53	GND
B52	GND	A52	RX5n
B51	TX5n	Δ51	GND
0.51	CND	A50	DYEn
B20	GND	0CA	клэр
B49	TX6n	A49	GND
B48	GND	A48	RX6n
B47	TX6n	Δ47	GND
DAG	CND	A 46	DVGn
B40	GND	A40	клор
B45	TX/N	A45	GND
B44	GND	A44	RX7n
B43	TX7n	Δ43	GND
D42	CND	A42	DV7n
D42	TYOn	A42	RA7p
B41	1880	A41	GND
B40	GND	A40	RX8n
B39	TX8p	A39	GND
B38	GND	Δ38	RX8n
D30	TYOn	A37	CND
DJI	17211	AJI	DNO
B36	GND	A36	RX9N
B35	TX9p	A35	GND
B34	GND	A34	RX9p
B33	TXDSCn	Δ33	GND
D22	CND	A22	DVD6Cn
DJZ	GND	AJZ	KADSCII
B31	TXDSCp	A31	GND
B30	GND	A30	RXDSCp
B29	REFCLKn	A29	GND
B28	GND	A28	MDIO
D27	DEECLAR	A27	MDC
D21	REFULKP	AZ/	MDC
B26	GND	A26	GND
B25	PRTADR4	A25	VND_IO_A
B24	PRTADR3	A24	VND IO B
B23	PRTADR2	Δ23	VND IO C
623	DDTADD4	A23	VND IO D
D22	PRIADRI	AZZ	
B21	PRIADR0	A21	GND
B20	PRG_CNTL1	A20	VND_IO_E
B19	PRG_CNTL2	A19	VND IO F
B19	PRG_CNTL3	A10	VND IO G
1210	CND	A16	10_0
B1/	GND	A17	VND_IO_H
B16	PRG_ALRM1	A16	GND
B15	PRG ALRM2	A15	VND IO J
B14	PRG ALRM3	Δ14	VND IO K
042	DM SYNC	A43	EEU
B13	PWL3TNC	A13	rru
B12	GND	A12	FFU
B11	TX_DIS	A11	FFU
B10	MOD LOPWR	Δ10	FFU
D0	MOD PCT:	10	EEU
89	WOD_KSTI	A9	FFU
B8	KX_LOS	_A8	FFU
B7	GLB_ALRMn	A7	FFU
B6	12V GND	A6	12V GND
P 5	12V GND	A.5	12V GND
55	12V_0ND	AD	12V CND
64		A4	IZV_GND
B3	12V	A3	12V
B2	12V	A2	12V
B1	12V	A1	12V



	100G	I/O	Logic	Description
B84	12V			+12V Module Supply Voltage
B83	12V	_		
B81	12V GND			+12V Module Supply Voltage Return Ground, can be separate or fied together with Signal Ground
B80	12V_GND			
B79	12V_GND			
B78	GND	_	0.11	Ground
B76	GND		OME	Transmit Monitor Clock, negative leg
B75	TXMCLKp	0	CML	Transmit Monitor Clock, positive leg
B74	GND	_		
B73	TX0n GND	-	CML	Transmit Data 0, negative leg
B71	TX0p	Т	CML	Transmit Data 0, positive leg
B70	GND			
B69	TX1n	1	CML	Transmit Data 1, negative leg
B67	TX1p	-	CML	Transmit Data 1, positive leg
B66	GND			
B65	TX2n	Ι	CML	Transmit Data 2, negative leg
B64 B63	GND TX2p		CMI	Transmit Data 2, positive leg
B62	GND	÷	ome	Transmit Data 2, positive leg
B61	TX3n	Ι	CML	Transmit Data 3, negative leg
B60	GND		CMI	Terrenti Deis 2. antikius ka
B58	GND	-	CML	Transmit Data 3, positive leg
B57	TX4n	Т	CML	Transmit Data 4, negative leg
B56	GND		0.11	Transmit Date 4 aprillion lan
B55	IX4p GND	-	CML	Transmit Data 4, positive leg
B53	TX5n	Т	CML	Transmit Data 5, negative leg
B52	GND		CMI	Transmit Data 5. aasitiya laa
B50	GND	· ·	OWE	Transmit Data 5, positive leg
B49	TX6n	Ι	CML	Transmit Data 6, negative leg
B48	GND TX6p		CMI	Transmit Data 6, positive leg
B46	GND		onic	The same of positive reg
B45	TX7n	Ι	CML	Transmit Data 7, negative leg
B44 B43	GND TX7p	1	CML	Transmit Data 7, positive leg
B42	GND			
B41 B40	TX8n GND		CML	Transmit Data 8, negative leg
B39	TX8p	Ι	CML	Transmit Data 8, positive leg
B38 B37	GND TX9n	1	CML	Transmit Data 9, negative leg
B36	GND			
B35	TX9p	1	CML	Transmit Data 9, positive leg
B33	TXDSCn	Т	CML	Transmit Deskew Channel, negative leg (SFI-S only, otherwise no connect)
B32	GND			
B31 B30	TXDSCp	-	CML	Transmit Deskew Channel, positive leg (SFI-S only, otherwise no connect)
B29	REFCLKn	Т	CML	Reference Clock, negative leg
B28	GND REECLKn		CMI	Reference Clock, positive len
B26	GND	<u> </u>	S.ALE	nemenan enew, positive reg
B25	PRTADR4	Т	1.2V CMOS	MDIO port address bit 4
B24	PRTADR3	÷	1.2V CMOS	MDIO port address bit 3 MDIO port address bit 2
B22	PRTADR1	÷.	1.2V CMOS	MDIO port address bit 1
B21	PRTADR0	Т	1.2V CMOS	MDIO port address bit 0
B20	PRG_CNTL1	1	LVCMOS w/ PUR	Programmable Control 1 set over MDIO
B19 B18	PRG_CNTL2	+	LVCMOS W/ PUR	Programmable Control 2 set over MDIO Programmable Control 3 set over MDIO
B17	GND			
B16	PRG_ALRM1	0	LVCMOS	Programmable Alarm 1 set over MDIO
B15 B14	PRG_ALRM2	0	LVCMOS	Programmable Alarm 2 set over MDIO Programmable Alarm 3 set over MDIO
B13	PM_SYNC	Ĩ	LVCMOS w/ PDR	Performance monitoring sync: Rising edge synchronizes PM statistics counters
B12	GND			
B10	MOD LOPWE	H	LVCMOS w/ PUR	i ransmitter Uisable. "1" or NC = transmitter disabled, "0" = transmitter enabled Module Low Power Mode. "1" or NC= module in low power (safe) mode. "0"= power-op enabled
B9	MOD_RSTn	i	LVCMOS w/ PDR	Module Reset. "0" resets the module, "1" or NC = module enabled.
B8	RX_LOS	0	LVCMOS	Receiver Loss of Optical Signal. "1"= low optical signal, "0"= normal condition
B6	12V GND	0	LVGMOS/OD	Historia Alarm. U.: Alarm condition, "1": no alarm condition, Open Drain, Pull Up Resistor on Host +12V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground
B5	12V_GND			
B4	12V_GND	-		440V Madula Combo Velésan
B2	12V	-		· · · z v mouse capping votage
B1	12V			



	100G	I/O	Logic	Description
A84	12V			+12V Module Supply Voltage
A83	12V			
A82 A81	12V 12V GND			+12V Module Supply Voltage Return Ground, can be seperate or tied together with Signal Groun
A80	12V_GND			
A79	12V_GND			
A78 A77	MOD_ABS	0	GND	Module Absent. "1" or NC = module absent, "0" = module present, Pull Up Resistor on Host Ground
A76	RXMCLKn	0	CML	Receive Monitor Clock, negative leg
A75	GND			
A74		0	CML	Receive Monitor Clock, positive leg
A72	RX0n	0	CML	Receive Data 0, negative leg
A71	GND	~		
A70 A69	GND	0	CML	Receive Data U, positive leg
A68	RX1n	0	CML	Receive Data 1, negative leg
A67	GND DX4p	~	CN/I	Provins Pole 1, provins lan
A65	GND	0	CML	Receive Data 1, positive leg
A64	RX2n	0	CML	Receive Data 2, negative leg
A63	GND RX2n	0	CMI	Renaive Data 2 institue len
A61	GND			
A60	RX3n	0	CML	Receive Data 3, negative leg
A59 A58	GND RX3p	0	CML	Receive Data 3. positive leg
A57	GND	Ľ		
A56	RX4n	0	CML	Receive Data 4, negative leg
A55 A54	GND RX4p	0	CML	Receive Data 4, positive leg
A53	GND			· brouger of M
A52	RX5n	0	CML	Receive Data 5, negative leg
A51 A50	RX5p	0	CML	Receive Data 5, positive leg
A49	GND			
A48	RX6n GND	0	CML	Receive Data 6, negative leg
A46	RX6p	0	CML	Receive Data 6, positive leg
A45	GND DX7=	~		
A44 A43	RA/N GND	0	CML	Receive Data 7, negative leg
A42	RX7p	0	CML	Receive Data 7, positive leg
A41	GND RX8n	0	CMI	Reneive Data 8. nenative len
A39	GND	Ŭ	ONE	Nederre Datalo, negative leg
A38	RX8p	0	CML	Receive Data 8, positive leg
A37 A36	RX9n	0	CML	Receive Data 9. negative leg
A35	GND			
A34	RX9p	0	CML	Receive Data 9, positive leg
A32	RXDSCn	0	CML	Receive Deskew Channel, negative leg (SFI-S only, otherwise no connect)
A31	GND	~		
A30 A29	RXDSCp	0	CML	Receive Deskew Channel, positive leg (SFI-S only, otherwise no connect)
A28	MDIO	I/O	1.2V CMOS	Management Data I/O bi-directional data
A27	MDC	Ι	1.2V CMOS	Management Data Clock
A26 A25	UND IO A	1/0	LVCMOS	Vendor I/O A
A24	VND_IO_B	1/0	LVCMOS	Vendor I/O B
A23	VND_IO_C	1/0	LVCMOS	Vendor I/O C
A22 A21	GND_IO_D	1/0	LVOMOS	Vendor I/O D
A20	VND_IO_E	I/O	LVCMOS	Vendor I/O E
A19		1/0	LVCMOS	Vendor I/O F
A10	VND_IO_H	1/0	LVCMOS	Vendor I/O H
A16	GND			
A15		1/0	LVCMOS	Vendor I/O J Vendor I/O K
A14	FFU		270800	For Future Use
A12	FFU			For Future Use
A11 A10	FFU	_		For Future Use
A9	FFU			For Future Use
A8	FFU			For Future Use
A/ A6	12V GND	-		For Future Use +12V Module Supply Voltage Return Ground, can be seperate or tied together with Signal Groun
A5	12V_GND			
A4	12V_GND 12V	-		+12V Module Supply Voltage
A3 A2	12V	-		TI2V Module Supply Voltage
A1	121/			



10.1 Normative references

[N1] IEEE 802.3ba[™] -2010 "Amendment: Media Acces Control Parameters, Physical Layers and Management Parameters for 40Gb/s and 100Gb/s Operation", Clause 45 – MDIO (March, 2010)

[N2] <u>OIF-CEI-02.0 - Common Electrical I/O (CEI) - Electrical and Jitter Interoperability</u> agreements for 6G+ bps and 11G+ bps I/O (*February 2005*)

[N3] Hirose FX10 Datasheets: <u>http://www.hiroseusa.com/Special_downloads18.asp</u>

10.2 Informative references

[I1] <u>OIF-FD-100G-DWDM-01.0 - 100G Ultra Long Haul DWDM Framework Document</u> (*June 2009*)

[I2] ITU-T Rec. G.709/Y.1331 (draft revised v3.4 – Oct. 2009) Interfaces for the Optical Transport Network (OTN)

[I3] OIF-SFI-S-01.0 – Scalable Serdes Framer Interface (SFI-S): Implementation for Interfaces Beyond 40G for Physical Layer Devices (Nov. 2008)

[I4] Hirose FX10 PCB Routing Guideline:

http://www.hiroseusa.com/FX10_PCB_routing_guideline_v1.1.pdf

[I5] CFP MSA Management Interface Specification V2.0, r07 (June 30, 2011)

11 Appendix A: Glossary

ADC	Analog Digital Converter
CDR	Clock and Data Recovery
CN	Connector
CML	Current Mode Logic
CMOS	Complementary Metal Oxide Semiconductor
DEC	Decoder
DSP	Digital Signal Processor
DWDM	Dense Wavelength Division Multiplex
ENC	Encoder
FEC	Forward Error Correction
FFU	For Future Use
Gbaud	10 ⁹ Symbols Per Second
GH	Guide pin Hole
GND	Ground
GP	Guide Pin
IA	Implementation Agreement
LVCMOS	Low Voltage CMOS
MDC	Management Data Clock
MDIO	Management Data Input/Output
NC	No Connect
OIF	Optical Internetworking Forum
OTL	Optical channel Transport Lane
PCB	Printed Circuit Board
PM-QPSK	Polarization Multiplexed Quaternary Phase Shift Keying
RX	Receiver



12 Appendix B: Open Issues / current work items

None.



13 <u>Appendix C: List of companies belonging to OIF when</u> <u>document is approved</u>

IP Infusion Acacia Communications **ADVA Optical Networking** JDSU Alcatel-Lucent Juniper Networks Altera **KDDI R&D Laboratories** AMCC LeCroy Amphenol Corp. Lightwire Anritsu LSI Corporation AT&T Luxtera Avago Technologies Inc. Macom Technology Solutions Broadcom Marben Products Brocade Mayo Clinic Centellax, Inc. Metaswitch China Telecom Mitsubishi Electric Corporation **Ciena Corporation** Molex **Cisco Systems** MoSys, Inc. NEC **ClariPhy Communications NeoPhotonics Cogo Optronics Nokia Siemens Networks** Comcast NTT Corporation **Cortina Systems** Oclaro **CyOptics Department of Defense** Opnext **Deutsche Telekom Picometrix** ECI Telecom Ltd. **PMC** Sierra Emcore **QLogic Corporation** Ericsson Semtech ETRI SHF Communication Technologies EXFO Sumitomo Electric Industries FCI USA LLC Sumitomo Osaka Cement Fiberhome Technologies Group **TE Connectivity Finisar Corporation** Tektronix Telcordia Technologies Force 10 Networks France Telecom Tellabs Fujitsu TeraXion Furukawa Electric Japan Texas Instruments Jain Robertson **Gennum Corporation** Time Warner Cable **GigOptix Inc. TriQuint Semiconductor** Hewlett Packard u2t Photonics AG



Hitachi Hittite Microwave Corp Huawei Technologies IBM Corporation Infinera Inphi Verizon Vitesse Semiconductor Xilinx Xtera Communications Yamaichi Electronics Ltd. ZTE Corporation



14 <u>Appendix D (informative): Pin Map Allocation for 40G</u> <u>Applications</u>

This appendix specifies the MSA-100GLH 168-pin electrical pin allocation for 40G applications. This pin map is compatible with the 100G applications pin-map specified in the normative sections of this IA and supports OTL3.4 interfaces.



Table 13: MSA-100GLH Electrical Connector - Row B Pin Map (40G Application)

	40G	I/O	Logic	Description
B84	12V			+12V Module Supply Voltage
B83	12V			
B81	12V 12V GND			+12V Module Supply Voltage Return Ground, can be seperate or tied together with Signal Ground
B80	12V_GND			
B79	12V_GND			-
B78	GND TYMCLKp	0	CMI	Ground Transmit Monitor Clock, negative leg
B76	GND	Ū	0.002	The second regardence of the second regardence of the second se
B75	TXMCLKp	0	CML	Transmit Monitor Clock, positive leg
B74 B73	GND TX0p		CMI	Transmit Data 0, negative leg
B72	GND	Ċ	ONL	manshiri Data b, negative reg
B71	TX0p	Ι	CML	Transmit Data 0, positive leg
B70 B69	GND TX1n		CMI	Transmit Data 1 negative leg
B68	GND			
B67	TX1p	1	CML	Transmit Data 1, positive leg
B65	GND TX2n	-	CML	Transmit Data 2. negative leg
B64	GND			
B63	TX2p	-	CML	Transmit Data 2, positive leg
B62 B61	TX3n	1	CML	Transmit Data 3. negative leg
B60	GND			
B59	ТХ3р	Ι	CML	Transmit Data 3, positive leg
B57	N/C	1	CML	NC
B56	GND			
B55	N/C	1	CML	NC
B53	N/C	1	CML	NC
B52	GND			
B51	N/C	1	CML	NC
B49	N/C	I	CML	NC
B48	GND			
B47	N/C	1	CML	NC
B45	N/C	Т	CML	NC
B44	GND			
B43	N/C	1	CML	NC
B41	N/C	Т	CML	NC
B40	GND			
B39 B38	N/C GND		CML	NC
B37	N/C	Т	CML	NC
B36	GND		0.N/I	NO
B35 B34	N/C GND		CML	NC
B33	TXDSCn	Т	CML	NC
B32	GND			20
B30	GND		GML	
B29	REFCLKn	Т	CML	Reference Clock, negative leg
B28	GND REECLER	,	CMI	Reference Clock, positive lag
B26	GND	<u> </u>		nearance orown, positive reg
B25	PRTADR4	T	1.2V CMOS	MDIO port address bit 4
B24	PRTADR3 PRTADR2		1.2V CMOS	MDIO port address bit 3 MDIO port address bit 2
B22	PRTADR1	i	1.2V CMOS	MDIO port address bit 1
B21	PRTADR0	I	1.2V CMOS	MDIO port address bit 0
B20 B19	PRG_CNTL1 PRG_CNTL2	+	LVCMOS W/ PUR	Programmable Control 1 set over MDIO Programmable Control 2 set over MDIO
B18	PRG_CNTL3	i	LVCMOS w/ PUR	Programmable Control 3 set over MDIO
B17	GND		LVOVOS	Processor while Allow 4 and successful O
B16 B15	PRG_ALRM1 PRG_ALRM2	0	LVCMOS	Programmable Alarm 1 set over MDIO Programmable Alarm 2 set over MDIO
B14	PRG_ALRM3	Ō	LVCMOS	Programmable Alarm 3 set over MDIO
B13	PM_SYNC	Ι	LVCMOS w/ PDR	Performance monitoring sync: Rising edge synchronizes PM statistics counters
B11	TX_DIS	1	LVCMOS w/ PUR	Transmitter Disable. "1" or NC = transmitter disabled, "0" = transmitter enabled
B10	MOD_LOPWR	Ι	LVCMOS w/ PUR	Module Low Power Mode. "1" or NC= module in low power (safe) mode, "0"= power-on enabled
B9 B°	MOD_RSTn RX LOS	0	LVCMOS w/ PDR	Module Reset. "0" resets the module, "1" or NC = module enabled. Receiver Loss of Optical Signal, "1"= low optical signal, "0"= portrait condition
B7	GLB_ALRMn	õ	LVCMOS / OD	Global Alarm. "0": Alarm condition, "1": no alarm condition, Open Drain, Pull Up Resistor on Host
B6	12V_GND			+12V Module Supply Voltage Return Ground, can be seperate or tied together with Signal Ground
B5 B4	12V_GND	-	<u> </u>	
B3	12V			+12V Module Supply Voltage
B2	12V			



 FORUM

 Table 14: MSA-100GLH Electrical Connector - Row A Pin Map (40G Application)

	40G	I/O	Logic	Description
A84	12V			+12V Module Supply Voltage
A83	12V			
A81	12V GND			+12V Module Supply Voltage Return Ground, can be seperate or tied together with Signal Ground
A80	12V_GND			
A79	12V_GND	_	GND	Medule Absent 111 er NC = medule absent 101 = medule gregent Bull Lie Besister en Hert
A77	GND		GND	Ground
A76	RXMCLKn	0	CML	Receive Monitor Clock, negative leg
A75 A74	GND RXMCLKp	0	CMI	Receive Monitor Clock, positive lea
A73	GND	-		
A72	RX0n	0	CML	Receive Data 0, negative leg
A71 A70	GND RX0p	0	CML	Receive Data 0. positive leg
A69	GND			
A68	RX1n	0	CML	Receive Data 1, negative leg
A67	RX1p	0	CML	Receive Data 1, positive leg
A65	GND			
A64	RX2n	0	CML	Receive Data 2, negative leg
A62	RX2p	0	CML	Receive Data 2, positive leg
A61	GND	6		
A60	RX3n GND	0	CML	Receive Data 3, negative leg
A58	RX3p	0	CML	Receive Data 3, positive leg
A57	GND	_		10
A55	W/C GND	0	GML	
A54	N/C	0	CML	NC
A53	GND	_	CMI	NC
A52	GND		CML	nc
A50	N/C	0	CML	NC
A49 A48	GND N/C	0	CMI	NC
A47	GND		onic	
A46	N/C	0	CML	NC
A45	N/C	0	CML	NC
A43	GND			
A42	N/C GND	0	CML	NC
A40	N/C	0	CML	NC
A39	GND		<u></u>	NO
A30	GND	-	CML	nc
A36	N/C	0	CML	NC
A35 A34	GND N/C	0	CMI	NC
A33	GND		0.00	
A32	RXDSCn	0	CML	NC
A31 A30	RXDSCp	0	CML	NC
A29	GND			
A28	MDIO MDC	1/0	1.2V CMOS	Management Data I/O bi-directional data (electrical specs as per 802.3) Management Data Clock (electrical specs as per 802.3)
A26	GND			menegeniem oana orona (eronnon specs as per ouero)
A25	VND_IO_A	1/0	LVCMOS	Vendor I/O A
A24 A23	VND_IO_B	1/0	LVCMOS	Vendor I/O B
A22	VND_IO_D	1/0	LVCMOS	Vendor I/O D
A21	GND IO F		LYCMCS	Vender VO E
A20	VND_IO_E	1/0	LVCMOS	Vendor I/O F
A18	VND_IO_G	I/O	LVCMOS	Vendor I/O G
A17	VND_IO_H	1/0	LVCMOS	Vendor I/O H
A15	VND_IO_J	1/0	LVCMOS	Vendor I/O J
A14	VND_IO_K	I/O	LVCMOS	Vendor I/O K
A13	FFU	-		For Future Use
A11	FFU			For Future Use
A10	FFU			For Future Use
A9 A8	FFU	-		For Future Use
A7	FFU			For Future Use
A6	12V_GND	-		+12V Module Supply Voltage Return Ground, can be seperate or tied together with Signal Ground
A4	12V_GND			
A3	12V			+12V Module Supply Voltage
A2 A1	12V 12V	-		

OFFICAL INTERNETWORKING FORUM 15 Appendix E (informative): Optional Pin Map Allocation for 100G Applications

This Informative Appendix specifies an alternative electrical pin allocation that may optionally be used for increasing +12V power supply for 100G module applications.

MSA-100GLH Electrical Connector Row B pin allocation is per specification given in Section 9.6/Table 11.

MSA-100GLH Electrical Connector Row A pin allocation is per specification given in below Table 15.



Table 15: MSA-100GLH Electrical Connector - Row A Pin Description Option

	100G	I/O	Logic	Description
A84	12V			+12V Module Supply Voltage
A83	12V			
A82 A81	12V 12V GND			+12V Module Supply Voltage Return Ground, can be senerate or tied together with Signal Groun
A80	12V_GND			The Prino and Cappy Perage Recent Crowna, carried Separate of deal together war dignal or dan
A79	12V_GND		Ch ID	
A78	MOD ABS	0	GND	Module Absent. 1° or NC = module absent, 0° = module present, Pull Up Resistor on Host Ground
A76	RXMCLKn	0	CML	Receive Monitor Clock, negative leg
A75	GND	0	014	Develop Machine Shele and Sheles
A74	GND	0	CIVIL	Receive Monitor Clock, positive leg
A72	RX0n	0	CML	Receive Data 0, negative leg
A71	GND	~	CM	Proving Data (Lagorithm Ion
A69	GND	· ·	CIVIL.	Necewe Data 0, postwe reg
A68	RX1n	0	CML	Receive Data 1, negative leg
A67	GND RX1n	0	CM	Pensive Data 1, positive lea
A65	GND		CIVIL.	Nederve Data 1, postwe reg
A64	RX2n	0	CML	Receive Data 2, negative leg
A63 A62	GND RX2p	0	CML	Receive Data 2. positive leg
A61	GND			
A60	RX3n	0	CML	Receive Data 3, negative leg
A59	RX3p	0	CML	Receive Data 3, positive leg
A57	GND			
A56	RX4n GND	0	CML	Receive Data 4, negative leg
A54	RX4p	0	CML	Receive Data 4, positive leg
A53	GND	_		
A52	RX5n GND	0	CML	Receive Data 5, negative leg
A50	RX5p	0	CML	Receive Data 5, positive leg
A49	GND	~	Ch.	Presive Date & constitue lan
A48 A47	GND	0	CIVIL	Receive Data 6, negative leg
A46	RX6p	0	CML	Receive Data 6, positive leg
A45	GND RV7n	0	CM	Receive Data 7, nenative len
A43	GND	-	0.112	receive country regentering
A42	RX7p	0	CML	Receive Data 7, positive leg
A41 A40	RX8n	0	CML	Receive Data 8. negative leg
A39	GND			
A38	RX8p GND	0	CML	Receive Data 8, positive leg
A36	RX9n	0	CML	Receive Data 9, negative leg
A35	GND	_	01.E	Paralus Data 0, analitica las
A34 A33	GND	0	CIVIL	Receive Data 8, positive leg
A32	RXDSCn	0	CML	Receive Deskew Channel, negative leg (SFI-S only, otherwise no connect)
A31	GND	0	CM	Receive Deskew Channel, positive len (SELS only, otherwise no connect)
A29	GND			weare assist ordered, positive reg (or no only, directible no derined)
A28	MDIO	I/O	1.2V CMOS	Management Data I/O bi-directional data
A27 A26	GND		1.2V CMOS	Ivianagement Liata Clock
A25	VND_IO_A	I/O	LVCMOS	Vendor I/O A
A24	VND IO B	1/0	LVCMOS	Vendor I/O B Vendor I/O C
A22	VND IO D	1/0	LVCMOS	Vendor I/O D
A21	GND			
A20	VND_IO_E	1/0	LVCMOS	Vendor I/O E
A18	VND_IO_G	1/0	LVCMOS	Vendor I/O G
A17	VND IO H	I/O	LVCMOS	Vendor I/O H
A16 A15	UND IO J	1/O	LVCMOS	Vendor I/O J
A14	VND_IO_K	1/0	LVCMOS	Vendor I/O K
A13	FFU			For Future Use
A12 A11	FFU	-		For Future Use
A10	12V			+12V Module Supply Voltage
A9	12V			+12V Module Supply Voltage
A8 A7	12V			+12V Module Supply Voltage
A6	12V_GND			+12V Module Supply Voltage Return Ground, can be seperate or tied together with Signal Groun
A5	12V_GND 12V_GND	-		
A3	12V			+12V Module Supply Voltage
A2	12V			
A1	127		1	

- End of Document -