



# Implementation Agreement for Integrated Dual Polarization Intradyne Coherent Receivers

IA # OIF-DPC-RX-01.1

September 20, 2011 OIF-2010.442.02

Implementation Agreement to be revised and approved by the Optical Internetworking Forum



# IA # OIF-DPC-RX-01.1 IA for Integrated Intradyne Coherent Receivers

#### www.oiforum.com

Working Group: Physical and Link Layer (PLL) Working Group

TITLE: Implementation Agreement for Intradyne Coherent Receivers

**IA # OIF-DPC-RX-01.1** 

SOURCE: MAINTENANCE EDITOR

Anthony J. Ticknor NeoPhotonics Corp. 2911 Zanker Rd. San Jose, CA 95134 Phone: +1-408-428-4970

Email: tony.ticknor@neophotonics.com

**WORKING GROUP VICE CHAIR** 

Karl Gass Sandia National Laboratories P. O. Box 5800 MS-0874 Phone: +1-505-844-8849

Email: iamthedonutking@mac.com

**WORKING GROUP CHAIR** 

David R. Stauffer, Ph.D. IBM Corporation 1000 River Road, MC 862J Essex Jct., VT 05452

Phone: +1-802-769-6914 Email: dstauffe@us.ibm.com

**ABSTRACT:** This contribution reflects the results from the first maintenance cycle of IA# OIF-DPC-RX-01.0 Implementation Agreement for Intradyne Coherent Receivers.



The OIF is an international non profit organization with over 90 member companies, including the world's leading carriers and vendors. Being an industry group uniting representatives of the data and optical worlds, OIF's purpose is to accelerate the deployment of interoperable, cost-effective and robust optical internetworks and their associated technologies. Optical internetworks are data networks composed of routers and data switches interconnected by optical networking elements.

With the goal of promoting worldwide compatibility of optical internetworking products, the OIF actively supports and extends the work of national and international standards bodies. Working relationships or formal liaisons have been established with IEEE 802.1, IEEE 802.3ba, IETF, IP-MPLS Forum, IPv6 Forum, ITU-T SG13, ITU-T SG15, MEF, ATIS-OPTXS,ATIS-TMOC, TMF and the XFP MSA Group.

For additional information contact:
The Optical Internetworking Forum, 48377 Fremont Blvd.,
Suite 117, Fremont, CA 94538
510-492-4040 Φ info@oiforum.com

www.oiforum.com

**Notice:** This Technical Document has been created by the Optical Internetworking Forum (OIF). This document is offered to the OIF Membership solely as a basis for agreement and is not a binding proposal on the companies listed as resources above. The OIF reserves the rights to at any time to add, amend, or withdraw statements contained herein. Nothing in this document is in any way binding on the OIF or any of its members.

The user's attention is called to the possibility that implementation of the OIF implementation agreement contained herein may require the use of inventions covered by the patent rights held by third parties. By publication of this OIF implementation agreement, the OIF makes no representation or warranty whatsoever, whether expressed or implied, that implementation of the specification will not infringe any third party rights, nor does the OIF make any representation or warranty whatsoever, whether expressed or implied, with respect to any claim that has been or may be asserted by any third party, the validity of any patent rights related to any such claim, or the extent to which a license to use any such rights may or may not be available or the terms hereof.

#### © 2009 Optical Internetworking Forum

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published and distributed, in whole or in part, without restriction other than the following, (1) the above copyright notice and this paragraph must be included on all such copies and derivative works, and (2) this document itself may not be modified in any way, such as by removing the copyright notice or references to the OIF, except as needed for the purpose of developing OIF Implementation Agreements.


By downloading, copying, or using this document in any manner, the user consents to the terms and conditions of this notice. Unless the terms and conditions of this notice are breached by the user, the limited permissions granted above are perpetual and will not be revoked by the OIF or its successors or assigns.

This document and the information contained herein is provided on an "AS IS" basis and THE OIF DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY WARRANTY THAT THE USE OF THE INFORMATION HEREIN WILL NOT INFRINGE ANY RIGHTS OR ANY IMPLIED WARRANTIES OF MERCHANTABILITY, TITLE OR FITNESS FOR A PARTICULAR PURPOSE.



## 1 Table of Contents

U	Cover Sheet	I
1	Table of Contents	4
2	List of Figures	5
3	List of Tables	
4	Document Revision History	6
5	Introduction	7
6	Functionality	8
7	High Speed Electrical Interface	9
8	Low Speed Electrical Interface	11
9	Environmental	
10	Mechanical	13
11	References	16
	11.1 Normative references	16
	11.2 Informative references	16
12	Appendix A: Glossary	16
13	Appendix B: Opto-Electrical Properties (informative)	17
14	Appendix C: FPC Interfaces (informative)	
15	Appendix D: Open Issues / current work items	
16	Appendix E: List of companies belonging to OIF	





## 2 <u>List of Figures</u>

FIGURE 1: FUNCTIONAL DIAGRAM OF A DUAL POLARIZATION INTRADYNE RECEIVER	9
FIGURE 2: HIGH SPEED ELECTRICAL INTERFACE DEFINITION.	10
FIGURE 3: MECHANICAL DIAGRAM.	14
FIGURE 4: DC/CONTROL PIN LANDING PAD LOCATION.	14
FIGURE 5: RECOMMENDED MAXIMUM LOCAL OSCILLATOR POWER MASK	19
Figure 6: CMRR definition	19
3 <u>List of Tables</u>	
TABLE 1: HIGH-SPEED ELECTRICAL INTERFACE DESCRIPTION	
Table 2: High-speed electrical interface dimensions.	10
TABLE 3: LOW SPEED ELECTRICAL INTERFACE PIN DEFINITION	11
Table 4: Operating Characteristics	12
Table 5: Fiber Characteristics	13
Table 6: Mechanical dimensions	15
TABLE 7: OPTO-ELECTRICAL PROPERTIES	17



## 4 <u>Document Revision History</u>

Version	Date	Description
OIF-DPC-RX-01.0 Initial release	16 April 2010	Initial release
OIF-DPC-RX-01.1	TBD	Various editorial corrections. Various additions to the descriptive text. Addition of table of operating characteristics to section 9 specifying several parameters. Addition of table of fiber characteristics to section 10 specifying several parameters. Update or addition of several mechanical dimensions of package including reduction of body length from 60mm to 50mm. Designation of DC pins 5&6 for connecting internal monitor photodiode. Removal of subscripts distinguishing PD bias pins to accommodate multiple versions already in use. Removal from appendix of items now specified in IA body.



#### 5 Introduction

This document details an implementation agreement for an integrated intradyne coherent receiver initially targeting 100G PM-QPSK applications with nominal symbol rates up to 32 GBaud. While specifically addressing 100G PM-QPSK applications, this Implementation Agreement strives to remain modulation format and data rate agnostic whenever practical to maximize applicability to future market requirements. This document is not a multi-source agreement, but is expected to be the foundation of future MSAs.

100G DWDM represents a significant development expense for component and system suppliers. Currently available photonics components addressing the market are discrete and varied. A need for integration has been identified in order to meet cost and size objectives. This implementation agreement aims to reduce risk to component suppliers and users by identifying and specifying common features and properties of the devices that will enable them to broadly meet the needs of this emerging market.

This Implementation Agreement originates from the "100G long-distance DWDM integrated photonics" project, undertaken in the Physical Link Layer working group. This Implementation Agreement defines: (1) Required functionality. (2) High speed electrical interfaces. (3) Low speed electrical interfaces. (4) Mechanical requirements. (5) Environmental requirements. Also included are informative specifications for (6) opto-electronic interfaces. This Implementation Agreement does not define the type of technology used in photonics subcomponents, nor expected optical transmission performance of systems using receivers conforming to this Implementation Agreement. This Implementation Agreement is intentionally structured not to preclude differentiation of product or system performance.

This Implementation Agreement has the following relationships to other projects undertaken in the PLL Working Group: (1) "100G long-distance DWDM Transmission Framework". (2) "Forward Error Correction for 100G PM-QPSK Long Distance Communication". (3) "100G Long-Haul DWDM Transmission Module – Electromechanical". It has a relationship to the IEEE 802.3 and ITU-T Standards Bodies.



#### 6 **Functionality**

The required functionality for the integrated coherent receiver is shown within the dashed line in Figure 1. A single component containing the described functionality is not required to meet the objectives of this implementation agreement.

As indicated in Figure 1, the coherent receiver requires the following basic functionality:

- Eight (8) photo-detectors, comprised of 4 sets of balanced detectors
- Four (4) linear amplifiers with differential output
- Two (2) ninety degree hybrid mixers with differential outputs
- A polarization splitting element, separating the input signal into two orthogonal polarizations, with each polarization delivered to a hybrid mixer
- A polarization maintaining power splitter or polarization splitting element, splitting the local oscillator power equally to the two hybrid mixers.

At a minimum, the first 3 of the above functions must be contained in single photonics component to meet the objectives of this implementation agreement.

The polarization channels are indicated in Figure 1 as 'X-Pol' and 'Y-Pol' and the phase channels for each labeled XI, XQ and YI,YQ respectively. The complementary outputs for each channel are labeled 'p' and 'n'. X and Y indicate a pair of mutually orthogonal polarizations of any orientation. I and Q are mutually orthogonal phase channels in each polarization. I and Q are established relative to the phase of the Local Oscillator where the relationship of the phase of the Signal in the Q channel to the Local Oscillator is either advanced or delayed by nominally 90 degrees as compared to the relationship in the I channel. The relative advance or delay of the Q channel in the Y polarization channel should correspond to that in the X polarization channel. Outputs 'p' and 'n' are the complementary outputs for each polarization-phase channel and are such that the output voltage for 'p' increases as the Signal and Local Oscillator approach the in-phase condition to form constructive interference, and the output voltage for 'n' decreases under the same conditions.

Additional required functionality for the integrated coherent receiver includes:

- Automatic Gain Control (AGC) and/or Manual Gain Control (MGC)
- User settable output voltage swing
- Independent output swing adjustment for each of the four outputs
- Peak indicators for each output






Figure 1: Functional diagram of a dual polarization intradyne coherent receiver. The yellow area enclosed by the dashed line indicates the functionality specified in this implementation agreement.

### 7 High Speed Electrical Interface

The high speed electrical interface is co-planar waveguide, consistent with the pitch and pin definition detailed in Table 1, Table 2, and Figure 2. It is noted for the channel pin-out shown in Figure 2 that X, Y, I, Q, p, and n are consistent with the descriptions in Section 6. It is also noted that alternate polarities for the differential signals specified in Figure 2 are acceptable.

Table 1: High-speed electrical interface description.

Parameter	Value	Notes
Interface Type	Differential	
Channel Number	4	
Channel Configuration	G-S-G-S-G	per Figure 2
Signal Line Coupling	AC	
Signal Line Impedance	50 Ohm to ground	
Channel Pin-out	XI XQ YI YQ	per Figure 2
Differential Signal Pin-out	Signal Complementary Signal	p n



Table 2: High-speed electrical interface dimensions.

Parameter	Symbol	Min	Тур	Max	Units
Lead Pitch	Α		1		mm
Lead Length (referenced from outside wall of package, as defined by dimension LP2 in Section 11)	В	2.00		3.00	mm
Signal Lead Width	С	0.10		0.30	mm
Ground Lead Width	D	0.10		0.50	mm
Channel Pitch	Е		5		mm
Signal to Complimentary Signal Pitch	F		2		mm




Figure 2: High-speed electrical interface definition.



#### 8 Low Speed Electrical Interface

The low speed electrical connections are provided through 40 pins, located and numbered as shown in Figure 3. Unused pins are not required to be present.

The photocurrent of each photodiode, or a representative equivalent quantity, shall be measurable.

The pin pitch is specified to be 1.27 mm.

The pin definition for the low speed electrical interface is provided in Table 3.

Table 3: Low speed electrical interface pin definition.

Pin #	Symbol	Description	Pin #	Symbol	Description
1	SD-Y	Shutdown Y (optional)	40	RFU	Reserved for future use
2	PI-YI	Peak indicator YI	39	PI-XQ	Peak indicator XQ
3	GA-YI	Gain adjust YI	38	GA-XQ	Gain adjust XQ
4	OA-YI	Output amplitude adjust YI	37	OA-XQ	Output amplitude adjust XQ
5	MPD+	Monitor photodiode cathode (optional)	36	RFU	Reserved for future use
6	MPD-	Monitor photodiode anode (optional)	35	MC/AGC-X	MC/AGC selection X (optional)
7	VCC-YI	Supply-voltage amplifier YI	34	VCC-XQ	Supply-voltage amplifier XQ
8	GND	Ground reference	33	GND	Ground reference
9	PD-YI	Photodiode bias voltage YI <sup>1</sup>	32	PD-XQ	Photodiode bias voltage XQ <sup>1</sup>
10	PD-YI	Photodiode bias voltage YI <sup>1</sup>	31	PD-XQ	Photodiode bias voltage XQ <sup>1</sup>
11	PD-YQ	Photodiode bias voltage YQ <sup>1</sup>	30	PD-XI	Photodiode bias voltage XI <sup>1</sup>
12	PD-YQ	Photodiode bias voltage YQ <sup>1</sup>	29	PD-XI	Photodiode bias voltage XI <sup>1</sup>
13	GND	Ground reference	28	GND	Ground reference
14	VCC-YQ	Supply-voltage amplifier YQ	27	VCC-XI	Supply-voltage amplifier XI
15	MC/AGC-Y	MC/AGC selection Y (optional)	26	RFU	Reserved for future use
16	RFU	Reserved for future use	25	RFU	Reserved for future use
17	OA-YQ	Output amplitude adjust YQ	24	OA-XI	Output amplitude adjust XI
18	GA-YQ	Gain adjust YQ	23	GA-XI	Gain adjust XI
19	PI-YQ	Peak indicator YQ	22	PI-XI	Peak indicator XI
20	RFU	Reserved for future use	21	SD-X	Shutdown X (optional)

<sup>&</sup>lt;sup>1</sup>PD-YI, PD-YQ, PD-XI, PD-XQ each represent 2 pins wherein each one of the two pins independently supplies the bias voltage to correspondingly each one of the two photodiodes for the labeled Polarization / Phase channel.



#### 9 Environmental and Operating Characteristics

Basic operating characteristics are listed in Table 4.

**Table 4: Operating Characteristics** 

Parameter		Unit	Min	Тур	Max	Note
Symbol Rate		GBaud			32	
Operating Frequency	C-Band	THz	191.35		196.20	#1
	L-Band	IΠZ	186.00		191.50	
Amplifier Supply Voltage Pins 7,14,27,34		V		3.3		
Photodiode Bias Voltage	Option 3.3		3.135	3.3	3.465	#2
Pins 9-12, 29-32	Option 5.0	V	4.75	5.0	5.25	
	Option 6.0		5.75	6.0	6.25	
Monitor Photodiode Bias	Option 3.3	V	3.135	3.3	3.465	#2
Voltage - Pins 5&6	Option 5.0	]	4.75	5.0	5.25	
Operating Temperature	Standard	Dog C	-5		75	#3
	Preferred	Deg C	-5		80	
Operating Humidity	-	%RH	5		85	#4

<sup>#1</sup> Minimum supported range. On 50GHz grid, as defined in G694.1. At least one of the two frequency bands to be supported.

#4 non-condensing

<sup>#2</sup> Vendor to state which Bias Voltage option or options are allowed both for signal Photodiodes and Monitor Photodiodes.

<sup>#3</sup> Max temperature is the outside surface temperature of the photonic module and is to be measured in "hot zone" of case.



#### 10 Mechanical

The mechanical requirements for the integrated coherent receiver are detailed in Figure 3, Table 5: Fiber Characteristics and Table 6. The requirements include:

- Fiber input and high speed electrical output located on opposite sides
- Signal input fiber to be Single Mode Fiber (SMF)
- Local oscillator fiber to be Polarization Maintaining Single Mode Fiber (PM SMF)
- DC supply and control voltages applied from remaining sides
- DC pins shall provide suitable strain relief (e.g. utilizing omega bends)
- The thermal transfer path shall be through the PCB side of the device
- The devices hot region shall be within the area indicated in Figure 3.
- Use of appropriate strain relief in high speed electrical pins

For implementations with BS and/or PBS functions located external to the main photonics component, the maximum envelope shall pertain only to the main photonics component. In implementations without integrated BS and/or PBS, the main photonics component contains the optical hybrids, photo-diodes, and linear amplifiers.

**Table 5: Fiber Characteristics** 

Parameter	Unit	Min	Тур	Max	Note	
Fiber Bend Radius: SM-PMF	Standard	mm	20			#1,
on Local Oscillator Input	Preferred	mm	15			#2,
Fiber Bend Radius: SMF on Signal Input		mm	15			#3

<sup>#1</sup> The polarization state in any PM fiber shall be aligned to the slow axis of the PM fiber.

<sup>#2</sup> The slow axis of any PM fibers shall be aligned to the connector key.

<sup>#3</sup> All fibers to be uniquely identified.






Figure 3: Mechanical diagram.




Figure 4: DC/control pin landing pad location.



#### **Table 6: Mechanical dimensions**

Parameter	Description	Value	Note	Units
Н	Package height	9	Maximum	mm
LT	Total length, including 90 degree fiber bend	90	Maximum	mm
LF	Full length of package, including fiber boots	70	Maximum	mm
LB	Length of package body	50	Maximum	mm
LH	Distance between mounting holes (optional)	34	Nominal	mm
LP1	Distance between mounting hole center and pin 21 center	4.935	Nominal	mm
LP2	Distance between mounting hole center and RF end of package	3	Nominal	mm
LP3	DC/Control pin landing pad location relative to mounting hole center	1.5	Maximum	mm
LP4	DC/Control pin landing pad length	2.5	Minimum	mm
WF	Width of package, including mounting flanges and DC pins	41	Maximum	mm
WH	Distance between mounting holes	32	Nominal	mm
WB	Width of package body	27	Nominal	mm
WP	Distance between mounting hole center and first RF pin center	6.5	Nominal	mm
НА	Location of hot region relative to	3	Minimum	mm
	package edge	4	Maximum	mm
НВ	Location of hot region relative to package edge	HW to be centered in package	Minimum	mm
HW	Width of hot region	WB	Maximum	mm
HL	Length of hot region	25	Maximum	mm
WK	Width of boot area Keep-Out region	22	Maximum, Centered To Package	mm
LK	Length of boot area Keep-Out region	(Max LF) - LB	Maximum	mm



#### 11 References

- 11.1 Normative references
- 11.2 Informative references

#### 12 Appendix A: Glossary

ADC Analog to Digital Converter AGC Automatic Gain Control

BS Beam Splitter

CMRR Common Mode Rejection Ratio

DSP Digital Signal Processor
GBaud 10<sup>9</sup> Symbols per second
IA Implementation Agreement

LO Local Oscillator
MGC Manual Gain Control

MSA Multi-Source Agreement

OIF Optical Internetworking Forum PBS Polarization Beam Splitter

PCB Printed Circuit Board

PM-QPSK Polarization Multiplexed Quaternary Phase Shift Keying

THD Total Harmonic Distortion



#### 13 Appendix B: Opto-Electrical Properties (informative)

Opto-electrical properties consistent with the application and objectives described in the 100G framework document are provided in Table 7: Opto-electrical properties

. As this release of the implementation agreement comes very early in the development cycle, these values are to be interpreted as target values. It is expected that values will be updated as necessary and become normative and moved to the main body of this document as the technology matures.

**Table 7: Opto-electrical properties** 


Parameter	Units	Min	Тур	Max	Comments
Symbol Rate	GBaud			32	
Operating Signal Power	dBm	-18	-10	0	Average optical power
Local Oscillator Power	dBm				See Figure 5 for recommended operating conditions.
Linear output swing adjustment range Standard	mVppd	300	500	700	Peak to peak, differential, AC coupled
Extended	mVppd mVppd	400	300	900	Coupled
Maximum Gain Control Bandwidth	MHz		5		Settable via external control. Measured by applying step at gain control node such that output changes 5%. BW is estimated by 0.22/Tr where Tr is 20-80% rise/fall of the output envelope step.
Total Harmonic Distortion (THD)  DC current = 1.3 mA $AC = 0.36$ mApp in to each PD $V_{OUT DIFF} = 500$ mVpp $F_{IN} = 1$ GHz $\pm 10$ %	%			5	Assumptions: P(SIG) = -10dBm P(LO) = 13dBm Excess loss = 2dB, PD Responsivity = 0.8A/W
Common Mode Rejection Ratio (CMRR <sub>DC</sub> ) Signal to I & Q LO to I & Q	dBe dBe			-20 -12	See Figure 6 for definition
Common Mode Rejection Ratio (CMRR <sub>22GHz</sub> ) Signal to I & Q LO to I & Q	dBe dBe			-16 -10	See Figure 6 for definition



# IA # OIF-DPC-RX-01.1 IA for Integrated Intradyne Coherent Receivers

Small Signal Bandwidth (3dB)	GHz		22		
Low Frequency Cutoff	kHz			100	AC coupling
Phase Error	±deg			5	Between XI and XQ and between YI and YQ
Optical Reflectance	dB			-27	Signal and LO ports. Per ITU-T G.959.1
Output Electrical Return Loss (S22): f < 16 GHz	dB	10			
16 GHz < f < 24 GHz	dΒ	8			
24 GHz < f < 32 GHz	dB	6			
Skew: p, n	ps			2	
Channel skew	ps			10	Time difference between earliest and latest channel.  Includes channel
					skew variation.
Channel skew variation	ps			5	Temporal variation in the skew between any 2 channels due to case temperature, wavelength, input optical power, amplifier gain, and aging.
					Time for channel defined as mean of p and n.





P_signal	P_LO	I_diff_pp
(dBm)	(dBm)	(mA)
0	3	0.715
-3	6	0.715
-6	9	0.715
-10	13	0.715
-13	16	0.715
-16	16	0.506
-18	16	0.402

Figure 5: Recommended maximum allowable local oscillator power mask as a function of signal power to the integrated receiver for linear operation. A photodiode responsivity of 0.8A/W, NRZ coding, back to back operation, 0.715mA peak to peak differential linear input dynamic range, and an excess loss of 2dB are assumed. P\_LO power level is as applied prior to the splitter equally dividing LO between X and Y partitions.




Figure 6: CMRR definition.



#### Appendix C: FPC Interfaces (informative) 14

It is recognized that it may be possible to design FPC (flexible printed circuit) interfaces that maintain compatibility with the electro-mechanical specifications in the normative sections of this IA. This release of the IA does not preclude FPC (flexible printed circuit) solutions that maintain electro-mechanical compatibility at the host board level

#### Appendix D: Open Issues / current work items 15

#### Appendix E: List of companies belonging to OIF when 16 document is approved

Acacia Communications Finisar Corporation ADVA Optical Networking Force 10 Networks France Telecom

Alcatel-Lucent

Altera Fuiitsu AMCC Furukawa Electric Japan

Amphenol Corp. Gennum Corporation GigOptix Inc. Anritsu

Hewlett Packard AT&T Hitachi

Avago Technologies Inc. Broadcom Hittite Microwave Corp Brocade **Huawei Technologies** 

Centellax, Inc. **IBM** Corporation China Telecom Infinera

Ciena Corporation Inphi IP Infusion Cisco Systems **JDSU** ClariPhy Communications

Cogo Optronics Juniper Networks

Comcast KDDI R& D Laboratories

Cortina Systems LeCroy CyOptics Lightwire Department of Defense LSI Corporation

Deutsche Telekom Luxtera

ECI Telecom Ltd. Macom Technology Solutions Marben Products Emcore Mayo Clinic Ericsson Metaswitch FTRI

**EXFO** Mitsubishi Electric Corporation

FCI USA LLC Molex Fiberhome Technologies Group MoSys, Inc.



# IA # OIF-DPC-RX-01.1 IA for Integrated Intradyne Coherent Receivers

NEC

**NeoPhotonics** 

Nokia Siemens Networks

NTT Corporation

Oclaro

Opnext

Picometrix

PMC Sierra

**QLogic Corporation** 

Semtech

SHF Communication Technologies

Sumitomo Electric Industries

Sumitomo Osaka Cement

TE Connectivity

**Tektronix** 

Telcordia Technologies

**Tellabs** 

**TeraXion** 

Texas Instruments Iain Robertson

Time Warner Cable

TriQuint Semiconductor

u2t Photonics AG

Verizon

Vitesse Semiconductor

Xilinx

**Xtera Communications** 

Yamaichi Electronics Ltd.

**ZTE** Corporation