Page i	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

CSIX-L1: Common Switch Interface Specification-L1

1	
2	
3	
4	
5	
6	
7	
8	Summary:
9 10 11	This specification defines CSIX-L1 a Common Switch Interface (CSIX) between a Traffic Manager and a switch fabric for ATM, IP, MPLS, Ethernet, and similar data communications applications.
12	
13	
14	
15	
	Copyright © 2000 by CSIX
	2130 Hanover St.
	Palo Alto, CA USA
	All Rights reserved
	This is the final CSIX-L1 specification. Permission is hereby granted for reproduction of this document for internal use. Entities seeking permission to reproduce portions of this document for these or other uses must contact the CSIX Executive Director for permission and appropriate license.
	CSIX
	2130 Hanover St.
	Palo Alto, CA USA

1		TABLE OF CONTENTS	
2	1 11	NTRODUCTION	1
3	1.1	CSIX-L1 Overview	1
4	1.2	Objectives and non-objectives for this specification	3
5	1.3	Possible implementations using CSIX	4
6 7 8 9 10	1.4 1.4.2 1.4.2 1.4.3	Conventions in this specification 1 Byte and bit ordering conventions. 2 Interface conventions. 3 State machine conventions. 4 Mandatory features and PICs Pro Forma.	5 6 6 6
11	1.5	Definitions	6
12	1.6	Abbreviations	8
13	1.7	Related Documents	8
14	2 0	OVERVIEW	9
15	2.1	Architectural overview	9
16	2.2	Functional overview	9
17 18	2.3 2.3.7	Fabric Assumptions 1 Guarantee of in-order CFrame delivery	10 10
19 20	2.4 2.4.7	Traffic Manager Assumptions 1 Line Ends Connected to the TM	10 10
21	3 F	UNCTIONAL DESCRIPTION	11
22	3.1	Transmit data and receive data	11
23 24 25	3.2 3.2.7 3.2.2	Unicast Operations	11 12 12
26 27 28	3.3 3.3.7 3.3.2	Multicast Operations 1 Multicast Destinations 2 Multicast use of the class variable	12 12 13
29	3.4	Broadcast Operations	13
30 31	3.5 3.5.1	Flow Control 1 Link-level Flow Control Model Assumptions	13 14

Page iiiIssue: Public DistributionDate: 8/5/2000Type:SpecificationVersion: 1.0

1	3.5.2	Fabric Flow Control Model Assumptions	14
2	3.5.3	Unicast Fabric Flow Control	14
3	3.5.4	Multicast Fabric Flow Control	14
4	3.5.5	Broadcast Fabric Flow Control	15
5	3.6 C	ommand and Status	15
6	4 PH	YSICAL IMPLEMENTATION	16
7	/1 in	nterface signals	16
Ŕ	 . 1 1 1	TyDatala 01	16
à	4.1.1	$T_x Data[11.0]$	
10	4.1.2	TxFai[iii0] TvClk[k=0]	10
11	4.1.3		
12	4.1.4	TX50F[K0] PvData[n_0]	
12	4.1.5		
1/	4.1.0		۲۱ ۱۷
15	4.1.7	RxSOF[k0]	
4.0			
16	4.2 32	2-bit Interface	19
17	4.3 64	4-bit Interface	20
18	4.4 96	6-bit Interface	22
19	45 13	28-hit Interface	24
10	4.5 12		
20	5 CFF	RAME FORMATS	26
21	5.1 S	ummary of frame overhead	
22	5.2 B	ase Header	27
23	5.2.1	Type Field	
24	5.2.2	Ready Field	
25	5.2.3	Payload Length Field	
26	5.3 ld	lle CFrames	
27	5.3.1	Idle CFrame Format	29
28	5.4 U	nicast CFrames	
29	5.4.1	Unicast CFrame Format	
30	5.4.2	Unicast Extension Header	
31	5.5 M	Iulticast Mask CFrames	31
32	551	Multicast Mask CErame Format	31
33	5.5.2	Multicast Bitmask Extension Header	
34	56 M	Iulticast ID CFrames	32
35	5.5 W	Multicast ID CFrame format	
36	562	Multicast ID Extension Header	১८ ২২
50	0.0.2		
37	5.7 M	Iulticast Binary Copy CFrames	

Page ivIssue: Public DistributionDate: 8/5/2000Type:SpecificationVersion: 1.0

1 2	5.7.1Multicast Binary Copy CFrame Format5.7.2Binary Copy Multicast Extension Header	33 34
3	5.8 Broadcast CFrames	35
4	5.8.1 Broadcast CFrame Format	35
5	5.8.2 Broadcast Extension Header	
6	5.9 Flow Control CFrames	35
7	5.9.1 Flow Control CFrame Format	
8	5.10 Command and Status Cframes	40
9	5.10.1 Command and Status CFrame FormatErro	or! Bookmark not defined.
10	5.11 Parity	41
11	5.11.1 Horizontal Parity	41
12	5.11.2 Vertical Parity	41
13	6 OPERATION AND TIMING	
14	6.1 Start-up	
15		40
15	6.2 I ransmission	42
16	6.3 State Machine Variables:	42
17	6.3.1 State Machine Variables	42
18	6.4 State Machines	
19	6.4.1 Startup State Machine	
20	6.4.2 Transmission State Machine	45
21	6.5 Pause and Resume operation	45
22	6.6 Fabric Flow Control Response Time	46
23	6.7 Frame Transfer Timing	46
24	6.8 Dealing with a parity error	47
25	6.9 Dealing with an unexpected SOF	47
26	7 A.C. CHARACTERISTICS	
27	7.1 AC Timing Classes	48
28	7.2 Timing Paradigm	
29	7.2.1 Source Interface Timing Definitions	
30	7.2.2 Destination Interface Timing Definitions	
31	7.2.3 Source Clock / Destination Clock Skew	49
32	7.3 AC_Class0 Timings (LVCMOS, 100MHz – 166MHz)	49
33	7.4 AC_Class1 (HSTL, 100MHz – 166MHz)	52

	F	Page v	Issue:	Public Distribution	Date:	8/5/2000	_
			Туре:	Specification	Version:	1.0	
1	7.5	AC_Class2	(HSTL, 100MH	lz – 250MHz)			 .53
2	8	D.C. CHAR	ACTERISTIC	S			 54
3	8.1	LVCMOS In	terface				 .54
4	8.2	HSTL, Class	s-1 Interface				 .55
5	9	CONFORM	ANCE REQU	JIREMENTS			 56
6							
7							

1 1 Introduction

2 1.1 CSIX-L1 Overview

- 3 CSIX-L1 is the Common Switch Interface. It defines a physical interface for transferring
- 4 information between a traffic manager (Network Processor) and a switching fabric, as shown in
 5 figure 1.



6

7

Figure 1--CSIX-L1 Logical Overview

8 A CFrame is the base information unit transferred between Traffic Managers and a CSIX 9 Fabric. A CFrame consists of a header, payload, and a vertical parity trailer. These three major 10 CFrame sections can be seen in figure 2: The CFrame Header contains the information fields 11 needed to control the behavior of the Traffic Manger to CSIX Fabric interface. The CFrame Header can be further divided into the Base header and Extension header. The format and 12 13 values of the CFrame Header is what is referred to as CSIX-L1 and a major focus of this 14 specification. The Payload is variable in length and is passed by the CSIX Fabric from ingress 15 Traffic Manager to egress Traffic Manager. The format of the payload is currently not defined 16 by CSIX but is the focus of CSIX-L2. While the format of the payload is currently undefined by 17 CSIX it's contents is where the Traffic Manager to Traffic Manager (TM-TM) Interface will 18 reside. The TM-TM interface will also use a layered approach and contain sections such as a 19 TM Header and TM Payload. The vertical parity trailer is used for error detection at the CSIX-L1 20 layer.



CFrame Header

- 1
- 2

Fiau	re	2	CFr	ame	For	mat
i iyu	1 C	Z		ame		παι

3 When the TM-TM Interface message size is less than or equal to the maximum CFrame

4 Payload, a single CFrame can be used to transfer the information from ingress to egress TM.

5 When the TM-TM Interface message size is greater than the maximum CFrame Payload size,

6 multiple CFrames must be transferred from ingress to egress TM in order. An ordered

7 collection of CFrames is defined as a CFrame Sequence. An example of a CFrame Sequence

8 can be seen in figure 3. A frame received at the ingress TM will be classified and forwarded to

9 the egress TM across the CSIX Fabric. It is assumed that some amount of classification

10 information will need to be associated with the ingress Frame and used by the egress TM.

Examples of classification information could be a Next Hop IP address, or Egress connection identifier. The classification information associated with the ingress frame is defined here as the

13 Frame Header for example purposes and beyond the scope of this specification. The Frame

14 header and ingress frame is defined here as the TM-TM Frame and is assumed to be 4X larger

15 than the maximum CFrame Payload size. In order to send the TM-TM Frame from ingress to

16 egress TM, four CFrames must be used forming a CFrame Sequence. In each of the CFrames

- 17 the TM-TM Interface will contain the necessary TM Header and TM payload information needed
- 18 to reassemble the TM-TM Frame at the egress TM.

Page 3	Issue:	Public Distribution	Date:	8/5/2000
	Туре:	Specification	Version:	1.0



CFrame Sequence

2

- Figure 3-- CFrame Sequence Example
- 3 Traffic Manager-to-Traffic Manager information goes in the payload. The details of Traffic 4 Manager-to-Traffic Manager information transfer will be addressed in CSIX-L2.
- 5 CSIX-L1 is intended to support board-level connectivity with trace length of up to 6-8 inches

6 between the traffic manager and the switching fabric. It does not define a connector interface

7 and it does not define operations of either the traffic manager or the fabric. Off-board

connectors may be provided in the fabric. 8

9 CSIX-L1 is designed to support operations up to 32 Gb/s and is optimized to support OC48 and 10 above.

11 1.2 Objectives and non-objectives for this specification

- 12 The objectives for this specification are:
- 13 Provide a standard interface for connecting traffic managers to switching fabric.
- 14 Support the communication of like Traffic Managers through the switch fabric. •
- 15 Support board level connections of 6-8 inches •
- 16 Support both cell-based and packet-based protocols •
- 17 The following are "non-objectives" of this specification:
- 18 Support a connector between traffic managers and fabric •
- 19 Provide interoperability between different traffic manager products

- 1 Provide interoperability between different switch fabric products
- 2 Provide end-to-end flow control
- 3 Nothing in this specification precludes TM-TM interoperability, however this specification does
- 4 not address the TM-TM interoperability problem.
- 5

6 1.3 Possible implementations using CSIX

- 7 CSIX-L1 can be used to connect multiple traffic managers to a switching fabric to create the
- 8 core of a switch design as shown in Figure 4.
- 9



- 10
- 11

12

Figure 4--Prototype CSIX-based integrated fabric switch design

Some switching fabric vendors may offer modular fabric systems that support connectors within
 the fabric. When used with such a fabric system, CSIX-based modular designs can be created

- by combining one or more traffic managers on a line card with a portion of the switching fabric
- 16 as shown in Figure 5.



Figure 5--Prototype CSIX-based modular line card design with fabric connector

3 1.4 Conventions in this specification

4 The following conventions are followed in this specification:

5 1.4.1 Byte and bit ordering conventions

Byte ordering is big-endian; bit ordering follows Utopia conventions (e.g.—highest bit number of
lowest byte number comes first.) This is shown in figure 6 below.

11	Figure 6 CS	X-L1 Byte a	and bit ordering	g conventions
10	31			0
9	7-0	7-0	7-0	7-0
8	Byte0	byte1	byte2	byte3

1 **1.4.2 Interface conventions**

- 2 The interface where data flows from traffic manager to switch fabric is labeled the receive
- interface and the interface where data flows from switch fabric to traffic manager is labeled the
 transmit interface.

5 **1.4.3 State machine conventions**

6 If there is a conflict between the text of this document and a state machine, the state machine 7 takes precedence over the text.

8

Character	Meaning
*	Boolean AND
+	Boolean OR
!	Boolean NOT

Table 1 State machine operators

9 1.4.4 Mandatory features and PICs Pro Forma

- 10 This specification follows the IEEE802 style of using the verb "shall" to indicate mandatory
- 11 features and provision of a PICs Pro Forma. All features which must be provided to conform to 12 this specification are listed in Section 9: Conformance Requirements
- 12 this specification are listed in Section 9: Conformance Requirements.

13 1.5 Definitions

- 14 The following terms are used throughout this specification:
- 15 **CFrame**: The information unit transferred between Traffic Managers and CSIX-L1 Fabric. A
- 16 CFrame consists of a header of 2-6 bytes, Payload, and a 16-bit vertical parity field. The
- 17 CFrame payload size is up to a maximum of 256 bytes, making the maximum CFrame size 264
- 18 bytes (up to 6 bytes of header, up to 256 bytes of payload and 2 bytes of vertical parity. The
- 19 size of CFrame (including padding) shall be divisible by the size of a CWord.
- 20 **CFrame sequence**: A connected series of CFrames.
- 21 **Class:** An 8-bit variable used to discriminate and manage traffic flows between Traffic
- 22 Managers through the CSIX-L1 interface. Class differentiates CFrames going to the same
- 23 Fabric Port so that the Fabric can handle the CFrames differently. Class services are defined by
- 24 the switching fabric and may be vendor-specific; traffic manager vendors should provide
- 25 sufficient class operation flexibility to accommodate a variety of class implementations.
- 26 Typically, it is expected that vendors will not support all of the 256 possible class values offered
- 27 by the 8-bit Class field. A vendor that implements a smaller number of classes shall encode
- their classes beginning with the most significant Class bit. For example, a fabric with 16 class
- 29 values would take its 4-bits from Class [7:4].
- 30 Different CSIX-L1 addressing systems (e.g., unicast, multicast) make different use of the class
- 31 variable. Unicast, binary copy multicast, and TM-based multicast all use the class variable to
- 32 map the traffic flow to the class structure provided by the fabric vendor. Multicast ID and

1 multicast Mask addresses use the class variable to define multicast queue numbers that are

2 used by multicast flow control operations.

3

4 **CSIX Fabric:** An intelligent switch fabric that schedules, buffers and switches data between its 5 Inputs and Outputs. The Traffic Managers provide the CSIX fabric with information needed to 6 perform scheduling and switching by means of a small CSIX header, which is prepended to the 7 data payload.

8 **CSIX Port:** Access point to the fabric.

9 **CSIX Reserved:** With regards to fields and encodings, CSIX Reserved means that a field or an

10 encoding is not being defined at this time, and is being reserved for future use and therefore

11 shall not be used by CSIX compliant devices for proprietary applications. CSIX Reserved bits

- 12 are always set to 0 on transmission, and ignored on reception. It is not implied that CSIX
- 13 Reserved bits are carried through the CSIX fabric.
- 14 **CWord:** The data transferred in a single bus cycle. A CWord can be 32, 64, 96 or 128 bits.
- Dead cycle: A one-clock-tick period during which there is no information transmitted across the
 CSIX-L1 interface.
- Destination Address: A 12-bit Traffic Manager number representing up to 4k traffic-manager
 ports of a fabric.
- 19 Error Detecting Code: a 16-bit vertical parity field appearing in the last two bytes of the20 CFrame.
- 21 **Ingress:** Used to designate information/data flow to the fabric.
- 22 **Egress:** Used to designate Information/data flow from the fabric.
- 23 **Padding:** Zero (0) characters added between a CFrame payload and the vertical parity field to
- 24 fill in required space when a vendor chooses to support less than the maximum allowed
- capacity of the field. Padding characters shall be ignored when processing the field but shall be included in vertical parity calculations (if vertical parity is implemented.)
- Payload: The portion of CFrame that does not include any headers or Error Detection Code.
 The maximum payload size is vendor-specific, but shall not exceed 256 bytes.
- 29 **Private:** With regards to fields and encodings, Private means that a field or an encoding is not
- 30 and shall not be defined by CSIX. CSIX compliant devices may use private fields for
- proprietary applications. It is not implied that CSIX Private bits are carried through the CSIX
 fabric.
- 33 **Receive:** Direction defined as from the TM to the Fabric.
- 34 **Tick:** One clock cycle.
- 35 **Traffic Manager (TM):** A logical entity performing collection of functions (e.g., fragmentation
- 36 and reassembly, traffic shaping and security processing) implemented by a switch fabric user to 37 manage the flow of data between a number of ports (line ends) and the switch fabric.
- **Traffic Manager (TM) Port:** The physical or logical connections to a Traffic Manager other than
- the connection to the CSIX Fabric. Examples of physical TM Ports (line ends) would be OC-
- 40 192, OC-48, Gigabit Ethernet, and T1/E1. ATM virtual circuits (VCs) would be an example of 41 logical TM Ports.

- 1 Traffic Types: Traffic flows supported by CSIX including: Unicast, Multicast Mask, Multicast ID,
- 2 Multicast Binary Copy, and Broadcast.
- 3 **Transmit:** Direction defined as from Fabric to TM.

4 **1.6 Abbreviations**

- 5 EDC: Error Detecting Code
- 6 Rx: Receive Direction
- 7 TM: Traffic Manager
- 8 Tx: Transmit Direction

9 1.7 Related Documents

- 10 EIA/JESD8-5: "2.5V±0.2V (Normal Range), and 1.8V to 2.7 V (Wide Range) Power Supply
- 11 Voltage and Interface Standard for Nonterminated Digital Integrated Circuit." EIA/JEFEC,
- 12 October 1995.
- 13 EIA/JESD8-6: "High Speed Transceivers Logic (HSTL): A 1.5V Output Buffer Supply Voltage
- 14 Based Interface Standard for Digital Integrated Circuits." EIA/JEFEC, August 1995.

1 2 Overview

- 2 This document defines the system level requirements for the Common Switch Interface (CSIX).
- 3 It specifies the interface between a traffic manager and switch fabric for ATM, Ethernet and
- 4 similar data communications applications.

5 2.1 Architectural overview

- 6 Figure 7 illustrates the application of CSIX; additional detail is provided in Section 3.
- 7 A traffic manager is defined as a device that performs the functions defined as layer 2 or higher
- 8 within the Open Systems Interconnect (OSI) 7-layer model. The switch fabric performs the
- 9 physical layer transportation of user data elements from an ingress traffic manager to an egress
- 10 traffic manager. A traffic manager may support any number of physical line ends, although this
- 11 layer of functionality falls outside the scope of this specification.



12

13

Figure 7-- The Common Switch Interface-Layer 1 (CSIX-L1)

14 2.2 Functional overview

- 15 CSIX-L1 supports up to 4096 CSIX ports for connecting traffic managers to the fabric. The
- 16 number of ports is determined by the fabric and is vendor-specific. The CSIX 8-bit class
- 17 variable provides a mechanism to manage traffic flows between a traffic manager and a fabric

port. Classes can be used to manage priority and QOS services provided by the fabric. The
 number of classes supported is also determined by the fabric and is vendor-specific.

3 Information is transported across CSIX-L1 via CFrames. CFrames can be used to transfer data

4 and control messages across CSIX. The CSIX-L1 data streams can be managed via traffic

5 manager-based traffic shaping or via fabric-based flow control. CSIX-L1 provides a flexible

6 array of control frame mechanisms to help manage these traffic management functions.

7 2.3 Fabric Assumptions

8 CSIX-L1 defines a physical interface between traffic managers and switching fabric silicon.

9 CSIX-L1 is intended to support point-to-point PC board-level connections of six to eight inches;

10 it is not intended to support a physical connector. It is assumed that connectors (e.g., for line

11 card connections) will be provided within the switching fabric architecture. While this standard

does not preclude a wide range of fabric architectures, it has taken into account a trend towards

13 cell based fabric architectures with buffering within the switching fabric.

14 **2.3.1** Guarantee of in-order CFrame delivery

15 The CSIX fabric shall ensure that all CFrames of a specific class from a specific ingress TM are

16 delivered to the egress TM in exactly the same sequence that they were presented to the fabric

by the ingress TM. In addition, the fabric shall guarantee this in-order delivery even if the fabric

18 internally has multiple routes between ingress TM and egress TM. There are no such

guarantees with regard to CFrames of different classes presented to the fabric for delivery tothe same egress TM.

21 2.4 Traffic Manager Assumptions

22 Like the fabric, there is a wide range of architectural choices that can be made in the design of

a TM. Some architectures may employ extreme software programmability while others may be

more hardwired. It is not the intent to limit the architectural choices made by TMs in this

standard. However, it is generally assumed that where flexibility is needed in the CSIX-L1

- standard to support varying Fabric architectures, it is the TM that will absorb the flexibility and
- allow maximum probability of interoperation between that TM and fabrics.
- 28 Each TM needs to support significant numbers of segmentation and reassembly contexts for

this model. If a fabric has 64 ports each with 8 classes, the desired number of

30 segmentation/reassembly contexts would be 512. This number can be reduced if each TM

limits the number of simultaneous classes that can have outstanding packets to a givendestination.

33 **2.4.1** Line Ends Connected to the TM

34 CSIX-L1 can be incorporated into a wide range of potential product configurations. CSIX-L1

35 supports switch architectures with up to 4096 traffic managers. The definition of CSIX-L1 places

36 no limits on the number of TM Ports that can be connected to a traffic manager.

1 **3 Functional description**

CSIX-L1 provides for the transfer of data and control information between the user's traffic
 manager and a switch fabric. Each function is described in more detail in section 3.1.

4 3.1 Transmit data and receive data

A CSIX Frame (CFrame) is the information unit transferred between Traffic Managers and CSIX
Fabric. A CFrame consists of a base header and an optional extension header, a variable
length payload, and a 16-bit Vertical Parity field.

8 CFrames are transmitted across the transmit and receive data paths which can be nx32-bit,

9 where n= 1,2,3 or 4. At 100 MHz, a 32-bit wide data path can support 2488.32 Mb/s (OC-48);

10 at 200 MHz a 64-bit wide transmit data path can support up to 9953.28Mb/s (OC-192.) The

11 content of the payload of these frames falls outside the scope of this specification except when

12 the frame is of type flow control, for which the contents are specified in this document.

The interface definition supports several different frame types. The use of different frame typesprovides flexibility to handle many different features.

- 15 The length of the CFrame transferred across CSIX-L1 may be different from the size of the data
- 16 element handled by the switch fabric. Variable length payloads minimize the waste of CSIX-L1
- 17 bandwidth on those occasions when it is necessary to carry the small remainder of a
- 18 segmented packet. For example, ignoring any header requirements, if a switch fabric transports
- 19 only 64-byte data elements and a 65-byte data element arrives then this will be segmented into
- 20 two units, one of 64 bytes and one of 1 byte. While this inefficiency must be absorbed by the
- switch fabric, it is not necessary for CSIX-L1 to carry this overhead. In this case the payload
- field of the CSIX frame can be defined to be 1 byte long.
- 23 Different fabric implementers may optimize their designs for different payload sizes. Each fabric
- 24 will have at least one value supported for the parameter MAX_FRAME_PAYLOAD_SIZE that
- can be anywhere between 1 and 256 bytes. A fabric may support a range of values or multiple
- 26 discrete points; if a fabric supports a range of MAX_FRAME_PAYLOAD_SIZE values, the fabric
- 27 shall provide a mechanism for programming this value. The fabric shall support CFrame sizes
- of any size equal to or less than the maximum value specified forMAX FRAME PAYLOAD SIZE.
- 30 Each TM should be able to support a range of values for MAX_FRAME_PAYLOAD_SIZE from
- 1 byte up to the maximum supported size. The TM shall provide a means of programming the
- 32 exact value of MAX_FRAME_PAYLOAD_SIZE for a given system.
- 33 System integrators should use the smaller of the maximum values for
- 34 MAX_FRAME_PAYLOAD_SIZE specified by the TM and fabric being integrated.

35 3.2 Unicast Operations

- 36 Unicast operations carry messages from the source TM to a designated destination TM.
- Unicast messages are subject to flow control operations. All fabrics and all TMs shall supportunicast operations.

1 **3.2.1 Unicast Destination Address**

Each user payload that is destined for a single traffic manager shall be accompanied by a
unicast Destination Address, which consists of a 12-bit Traffic Manager number and indicates
the final destination of the payload. The switch fabric shall translate the Destination Address
into a route through to the destination traffic manager. To accomplish this, each traffic manager
must know how many traffic managers are connected to the switch fabric and must have a
means of translating a network address to a physical address.

8 3.2.2 Unicast Class

9 The Class number is an 8-bit variable that specifies traffic isolation within the fabric and 10 possibly different quality of service handling.

11 Class number should not be used to specify individual TM Ports on a Traffic Manager. Traffic

12 Managers are expected to utilize the payload portion of CFrames to specify the TM Port to

13 which traffic is directed, flow control for a specific TM Port, etc. If a vendor's fabric does not

14 utilize all 8-bits of the Class field, the fabric vendor MAY choose to not pass the unused class

15 bits from TM to TM.

16 3.3 Multicast Operations

17 Multicast operation carries messages from the source TM to a designated group of other TMs.

18 Multicast messages are subject to flow control operations. Support of multicast messages is

19 optional.

20 3.3.1 Multicast Destinations

21 Switch fabric support of multicast operation requires a mechanism for indicating multiple

22 destinations. CSIX-L1 defines four options for providing multicast service across CSIX: bitmask

23 based, multicast ID based, binary copy and "no-support" (where the multicast service is defined

by the TM and passed across the interface as unicast messages.) These options are not

- exhaustive. Implementers are cautioned that for each multicast option there may be many fabric
- architectures and approaches that are not addressed in this document.

Multicast ID works by using a tag or ID to identify a multicast group. This requires that the fabric be configured. When the fabric receives a multicast ID frame, it uses the ID to determine which

29 CSIX ports should receive copies and then delivers copies of the frame to each of these CSIX 30 ports.

Note: There are several architectural choices regarding this mechanism that are not defined here (e.g. should the ID's be unique on a fabric port basis or are the ID's shared).

33 Multicast bitmask is intended for use with small (16-32 CSIX ports) systems It requires no 34 configuration of the fabric with regards to multicast. In multicast bitmask mode, multicast frame 35 has attached to it a bitmask representing every output. If a representative bit is '1' then the 36 output receives a copy; else the output does not receive a copy. CSIX-L1 uses a modified version of bitmask that uses a 16-bit bitmask in combination with a partial address to provide 37 38 multicast support for up to 4096 TMs. The partial address can be used to select a group of contiguous fabric ports that can receive copies of a frame. (In the worst case a 4k, port fabric 39 40 would require 256 separate frames to be generated by the TM and sent into the fabric.)

1 Binary Copy is a simple extension of unicast addressing to a pair of outputs. Each binary copy

2 multicast frame indicates two 12-bit destination ports. The fabric is responsible for copying the

3 frame to both of the indicated ports. In the worst case (multicast to 4k ports), 2k frames would

- 4 need to be generated by the TM. Binary copy multicast does not require any state setup in the
- 5 fabric.

6 Unicast-only transport by the fabric offers a fourth form of multicast. In this case, the TM is

7 completely responsible for all replication. It is the responsibility of the receiving traffic managers

8 to provide copies on a per TM Port (line-end or VC) basis, using a secondary look-up

9 mechanism. The data supporting this look-up mechanism are considered as 'user-to-user'

10 information and form part of the payload; as such, these data are not visible at the CSIX-L1

11 level. Obviously, no state setup is required in the fabric for this form of multicast.

12 3.3.2 Multicast use of the class variable

13 CSIX-L1 offers several methods of multicast operation: binary copy multicast, TM-based 14 multicast, multicast ID and multicast mask. Binary copy multicast, and TM-based multicast operation both use the class variable in the same way that unicast operation does: to map the 15 16 traffic flow to a class structure provided by the fabric vendor. Multicast ID and multicast Mask 17 operation use the class variable to define multicast queue numbers that are used by multicast flow control operations. 18

19 3.4 Broadcast Operations

20 Broadcast operation carries messages from the source TM to all other TMs. Broadcast messages are subject to flow control operations. Support of broadcast messages is optional. 21

22 3.5 Flow Control

- 23 CSIX-L1 provides multiple levels of flow (or congestion) control and supports flow control in 24 both (TM-to-fabric and fabric-to-TM) directions.
- 25 At the lowest level there is link level flow control. Link level flow control is symmetric across the

26 CSIX-L1 interface and provides independent control for data and control queues. For each

- 27 queue there is a dedicated bit (the ready bit) in every CFrame base header indicating the
- 28 congestion status for the receive queue of the respective traffic type.
- 29 At Ingress, TM to fabric flow control function is intended to resolve short periodic lack of

30 buffering resources at the egress TM by temporarily taking advantage of buffering resources

- 31 inside the fabric. When this causes the fabric buffering resources to become depleted,
- 32 appropriate action should be taken by the systems to re-configure traffic distributions and
- 33 resource allocations. At Egress, fabric-to-TM flow control can be used to resolve short-term lack
- 34 of buffer resources at the ingress fabric port by taking advantage of buffer resources within the associated TM.
- 35
- 36 At the next level, the fabric exerts fabric flow control in response to congestion of fabric buffers.
- 37 This flow control typically indicates a fabric port and class. There are semantics to "wild card"
- 38 fabric port numbers and class numbers. For example, it might be useful to wildcard the class
- 39 number in order to quickly shut off all traffic to a congested output for certain conditions. On the
- other hand, wildcarding of port number might be useful in a fabric where there is a mix of 40
- 41 dedicated and shared buffering between the ports. (In this architecture it may occasionally be

- necessary to throttle a line card of all traffic for low priority classes while the shared buffering
 drains.)
- 3 While most flow control mechanisms have traditionally used simple Xon/Xoff mechanisms,
- 4 larger systems may require more complicated mechanisms to yield good fabric performance.
- 5 CSIX-L1 flow control CFrames have a 4-bit speed variable which fabric vendors may use to
- 6 provide finer flow control granularity. (See 5.9.1.1.6.)

7 3.5.1 Link-level Flow Control Model Assumptions

- 8 Link level flow control assumes a simple XON/XOFF model and uses the ready bits in the
- 9 CFrame base header to perform flow control of data and control traffic.

10 **3.5.2 Fabric Flow Control Model Assumptions**

- 11 CSIX-L1 flow control from the fabric to the TM is based on an event-driven model whereby
- 12 information is only passed across the CSIX interface when there is a change of status in a
- 13 fabric queue. Each CSIX (Traffic Manager and fabric) component shall continuously maintain all
- 14 flow control state information.

15 **3.5.2.1 Flow Control state recovery**

- 16 There is a (low probability) possibility that a CSIX component could lose flow control state
- 17 information. Implementers may wish to periodically resend the state across the interface. Two
- 18 possible approaches to flow control refresh are described below.
- 19 Each component cycles through all classes at very low frequency and transmits the flow control
- 20 status for each class across the CSIX-L1 interface. In the case of flow control message loss, if
- 21 the message was changing the speed variable, change is delayed until the flow control status is
- refreshed. This approach could cause some delay between the loss of the message and the
- 23 flow control state refresh. However, since it is highly probable that only one port would lose a
- flow control message at any point in time, at the very worst the fabric will receive data for the
- congested output at the same rate that the fabric is draining. The period of the refresh would be
- 26 fabric vendor defined.
- Future CSIX work will define a Command and Status frame type that could be used to augmentFlow Control state recovery operations.

29 **3.5.3 Unicast Fabric Flow Control**

- 30 Flow control CFrames can be used to manage transmissions for any specific TM/class
- 31 combination. Broadcast data CFrames can be used to send global flow control messages.

32 **3.5.4 Multicast Fabric Flow Control**

- While CSIX-L1 supports several forms of multicast, only two forms of multicast flow control are
 defined. One uses multicast mechanisms; the other uses unicast mechanisms.
- 35 The first type of multicast flow control is based on explicit multicast queues. The multicast ID
- and Multicast Mask mechanisms use explicit multicast queues. Multicast queue assignment
- 37 shall be orthogonal to the Multicast ID or the Bitmask. The class field shall be used to indicate
- 38 the multicast queue number for Multicast ID and Multicast Mask operations—both for multicast
- 39 frames and for multicast flow control frames. Vendors of fabrics and Traffic Managers may

- 1 choose not to support 256 multicast queues. The second group of multicast mechanism
- 2 includes the binary copy multicast and the completely TM-based multicast approaches. These
- 3 mechanisms perform group flow control on a unicast basis, where multicast frames are queued
- 4 with the unicast traffic.

5 3.5.5 Broadcast Fabric Flow Control

6 Broadcast messages can be flow controlled at the link level and by flow control messages.

7 3.6 Command and Status

8 Command and status frames will be defined in future CSIX work.

1 4 Physical Implementation

CSIX-L1 shall utilize a nx32-bit data path, where n= 1, 2, 3 or 4. The frequency of operation for
 CSIX-L1 is specified for up to 250MHz.

4 4.1 Interface signals

5 The following signals are used to transfer data, status indications and control information 6 across the CSIX-L1 interface:

- 7 TXData
- 8 TxPar
- 9 TxClk
- 10 TxSOF
- 11 RxData
- 12 RxPar
- 13 RxClk
- 14 RxSOF

15 Transmit signals carry information from the switch fabric to the traffic manager; receive signals

16 carry information from the traffic manager to the switch fabric. Each of these signals is defined17 below.

18 4.1.1 TxData[n..0]

19 The switch fabric shall present data to the traffic manager via the vector TxData. The size of the

20 TxData vector is determined by the application and may be 32, 64, 96 or 128 bits. TxData[n] is

21 the most significant bit, where n = 31, 63, 95, or 127.

22 4.1.2 TxPar[m..0]

23 The switch fabric shall present data parity to the traffic manager via the vector TxPar[m..0]

24 (horizontal parity). The size of the TxPar vector is determined by the application and may be 1,

25 2, 3 or 4 bits, for m = 0, 1, 2 or 3, respectively.

26 4.1.2.1 TxPar definition

27 Each bit of the TxPar[m..0] vector is a horizontal odd parity across 32-bits of TxData as

28 described below.

_	
7	j = 03 for TxData size = 128
6	j = 02 for TxData size = 96
5	j = 01 for TxData size = 64
4	j = 0 for TxData size = 32
3	Where:
2	TxPar[j] = !(TxData[32*j+31] ^TxData[32*j+30]^ TxData[32*j])
1	

8 4.1.3 TxClk[k..0]

9 The switch fabric shall provide data transfer/synchronization clock(s) to the traffic manager for

10 synchronizing transfers on TxData. The number of TxClk signals required is determined by the

application and may be 1, 2, 3 or 4, for k = 0, 1, 2 or 3, respectively. There is one TxClk signal

12 required for a group of at-least 32 bits of TxData.

13 4.1.4 TxSOF[k..0]

14 The switch fabric asserts TxSOF to indicate start of CFrame. The number of TxSOF signals

required is determined by the application and may be 1, 2, 3 or 4, for k = 0, 1, 2 or 3,

16 respectively. One TxSOF signal is required for each TxCLK clock group. When more than one

17 TxSOF signal is required, all TxSOF signals shall have identical values during each TxClk

18 cycle.

19 TxSOF can take on one of two values of the form:

20 TRUE TxSOF is asserted

21 FALSE TxSOF is deasserted

22 4.1.4.1 When generated

TxSOF shall be asserted during the first transfer cycle of each CFrame. Sequential TxSOFs
 shall be separated by at least one tick.

25 4.1.5 RxData[n..0]

The traffic manager shall present data to the switch fabric via the vector RxData. The size of

the RxData vector is determined by the applications and may be 32, 64, 96 or 128 bits.

28 RxData[n] is the most significant bit, where n = 31, 63, 95 or 127.

29 4.1.6 RxPar[m..0]

30 The traffic manager shall present data parity to the switch fabric via the vector RxPar[m..0]

31 (horizontal parity). The size of RxPar vector is determined by the application and may be 1, 2, 3

32 or 4 bits, for m = 0, 1, 2 or 3, respectively.

1 4.1.6.1 RxPar definition

Each bit of the RxPar[m..0] vector is a horizontal odd parity across 32-bits of RxData as
 described below.

4

5 RxPar[j] = !(RxData[32*j+31] ^ RxData[32*j+30]^ RxData[32*j])

- 6 Where:
- 7 j = 0 for RxData size = 32

8 j = 0..1 for RxData size = 64

- 9 j = 0..2 for RxData size = 96
- 10 j = 0..3 for RxData size = 128

11 **4.1.7 RxClk[k..0]**

- 12 The traffic manager shall provide data transfer/synchronization clock(s) to the switch fabric for
- 13 synchronizing transfers on RxData. The number of RxClk signals required is determined by the
- application and may be 1, 2, 3 or 4, for k = 0, 1, 2 or 3, respectively. There is one RxClk signal
- 15 required for a group of at-least 32 bits of RxData.

16 **4.1.8 RxSOF[k..0]**

- 17 The traffic manager asserts RxSOF to indicate start of CFrame. The number of RxSOF signals
- required is determined by the application and may be 1, 2, 3 or 4, for k = 0, 1, 2 or 3,
- 19 respectively. There is one RxSOF signal required for each RxCLK clock group. When multiple
- 20 RxSOF signals are required, they shall have identical values during each RxClk cycle.
- 21 RxSOF can take on one of two values of the form:
- 22 TRUE RxSOF is asserted
- 23 FALSE RxSOF is deasserted

24 4.1.8.1 When generated

- 25 RxSOF shall be asserted during the first transfer cycle of each CFrame. Sequential RxSOFs
- 26 shall be separated by at least one tick.

2 4.2 32-bit Interface



- 3 4
- 5
- 6 7

Table	2:	32-bit	signals
-------	----	--------	---------

Figure 8-- The 32-bit interface

Signal	Direction	Function
RxData[31:0]	TM to Fabric	Receive Data
RxPar[0]	TM to Fabric	Receive Data Odd Parity
		RxPar[0] -> RxData[31:0]
RxSOF[0]	TM to Fabric	Receive Start of Frame
RxClk[0]	TM to Fabric	Receive Clock
TxData[31:0]	Fabric to TM	Transmit Data
TxPar[0]	Fabric to TM	Transmit Data Odd Parity
		TxPar[0] -> TxData[31:0]
TxSOF[0]	Fabric to TM	Transmit Start of Frame
TxClk[0]	Fabric to TM	Transmit Clock

Page 20	Issue:	Public Distribution	Date:	8/5/2000
	Туре:	Specification	Version:	1.0

1 4.3 64-bit Interface



Figure 9-- The 64-bit Interface

Table 3: 64-bit signals

2
J

Signal	Direction	Function
RxData[63:0]	TM to Fabric	Receive Data
RxPar[1:0]	TM to Fabric	Receive Data Odd Parity
		RxPar[0] -> RxData[31:0]
		RxPar[1] -> RxData[63:32]
RxSOF[1:0]	TM to Fabric	Receive Start of Frame
RxClk[1:0]	TM to Fabric	Receive Clock
		RxClk[0] Group: RxData[31:0], RxPar[0] and RxSOF[0]
		RxClk[1] Group: RxData[63:32], RxPar[1] and RxSOF[1]
TxData[63:0]	Fabric to TM	Transmit Data
TxPar[1:0]	Fabric to TM	Transmit Data Odd Parity
		TxPar[0] -> TxData[31:0]
		TxPar[1] -> TxData[63:32]
TxSOF[1:0]	Fabric to TM	Transmit Start of Frame
TxClk[1:0]	Fabric to TM	Transmit Clock
		TxClk[0] Group: TxData[31:0], TxPar[0] and TxSOF[0]
		TxClk[1] Group: TxData[63:32], TxPar[1] and TxSOF[1]

1 4.4 96-bit Interface



Figure 10-- The 96-bit Interface

3

Table 4: 96-bit signals

Signal	Direction	Function
RxData[95:0]	TM to Fabric	Receive Data
RxPar[2:0]	TM to Fabric	Receive Data Odd Parity
		RxPar[0] -> RxData[31:0]
		RxPar[1] -> RxData[63:32]
		RxPar[2] -> RxData[95:64]
RxSOF[2:0]	TM to Fabric	Receive Start of Frame
RxClk[2:0]	TM to Fabric	Receive Clock
		RxClk[0] Group: RxData[31:0], RxPar[0] and RxSOF[0]
		RxClk[1] Group: RxData[63:32], RxPar[1] and RxSOF[1]
		RxClk[2] Group: RxData[95:64], RxPar[2] and RxSOF[2]
TxData[95:0]	Fabric to TM	Transmit Data
TxPar[2:0]	Fabric to TM	Transmit Data Odd Parity
		TxPar[0] -> TxData[31:0]
		TxPar[1] -> TxData[63:32]
		TxPar[2] -> TxData[95:64]
TxSOF[2:0]	Fabric to TM	Transmit Start of Frame
TxClk[2:0]	Fabric to TM	Transmit Clock
		TxClk[0] Group: TxData[31:0], TxPar[0] and TxSOF[0]
		TxClk[1] Group: TxData[63:32], TxPar[1] and TxSOF[1]
		TxClk[2] Group: TxData[95:64], TxPar[2] and TxSOF[2]

Page 24	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

1 **4.5 128-bit Interface**



Page 25	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

	1

Table 5: 128-bit signals

Signal	Direction	Function		
RxData[127:0]	TM to Fabric	Receive Data		
RxPar[3:0]	TM to Fabric	Receive Data Odd Parity		
		RxPar[0] -> RxData[31:0]		
		RxPar[1] -> RxData[63:32]		
		RxPar[2] -> RxData[95:64]		
		RxPar[3] -> RxData[127:96]		
RxSOF[3:0]	TM to Fabric	Receive Start of Frame		
RxClk[3:0]	TM to Fabric	Receive Clock		
		RxClk[0] Group: RxData[31:0], RxPar[0] and RxSOF[0]		
		RxClk[1] Group: RxData[63:32], RxPar[1] and RxSOF[1]		
		RxClk[2] Group: RxData[95:64], RxPar[2] and RxSOF[2]		
		RxClk[3] Group: RxData[127:96], RxPar[3] and RxSOF[3]		
TxData[127:0]	Fabric to TM	Transmit Data		
TxPar[3:0]	Fabric to TM	Transmit Data Odd Parity		
		TxPar[0] -> TxData[31:0]		
		TxPar[1] -> TxData[63:32]		
		TxPar[2] -> TxData[95:64]		
		TxPar[3] -> TxData[127:96]		
TxSOF[3:0]	Fabric to TM	Transmit Start of Frame		
TxClk[3:0]	Fabric to TM	Transmit Clock		
		TxClk[0] Group: TxData[31:0], TxPar[0] and TxSOF[0]		
		TxClk[1] Group: TxData[63:32], TxPar[1] and TxSOF[1]		
		TxClk[2] Group: TxData[95:64], TxPar[2] and TxSOF[2]		
		TxClk[3] Group: TxData[127:96], TxPar[3] and TxSOF[3]		

1 5 CFrame Formats

A CFrame consists of a base header, an optional (determined by type) extension header, an optional payload, optional padding bits and a 16-bit vertical parity field.

4 CFrame headers are based on a layered approach to minimize total overhead for varying types 5 of frames. Every CFrame begins with the base header, which is 2 bytes in length and contains 6 the payload length, frame type, and ready bits (for link level flow control). The base header is 7 followed by type-specific extension headers. The extension header format is determined by the 8 frame type in the base header. Extension headers contain additional information needed to 9 handle the frame, such as the destination fabric port for unicast frames. The Header formats 10 and field definitions are described in subsequent sections.

11 If needed, padding bits (zero (0) character bits that may need to be added to ensure that the

12 CFrame is an appropriate length) are inserted between the payload and the vertical parity field.

13 (See 1.5.) In the case of an Idle CFrame, which has no payload, padding bits are inserted

14 between the base header and the vertical parity field.

15 A 2-byte vertical parity field follows the payload and any padding bits that are added. The parity

16 bytes are always highest numbered bytes of the last word (recall that the most significant bytes

17 will be the least significant bits of the last word). If the payload does not provide sufficient space

18 for the vertical parity field in the last CWord, a new CWord shall be added and the vertical parity

19 bytes will appear in the least significant bits of the added word.

20

CFRAME COMPONENT	Base Header	Extension Header	Payload	Vertical Parity
LENGTH	2 bytes	0-4 bytes	Maximum allowable length is 256 bytes.	2 bytes
COMMENTS		Number of bytes determined by CFrame and address type	Features of the traffic manager and fabric determine actual maximum length.	Field is required; use of field is optional.

21

22 **5.1 Summary of frame overhead**

23

Table 7 summarizes the number of overhead bytes for each frame type.

Page 27	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

2

Table 7: Overhead by frame type

Type Encoding	Frame Type	Total CSIX-L1 Overhead
		(Base Hdr + Extension Header + EDC)
0	ldle	2+0+2=4 bytes
1	Unicast	2+4+2=8 bytes
2	Multicast Mask	2+4+2=8 bytes
3	Multicast ID	2+4+2=8 bytes
4	Multicast Binary Copy	2+4+2=8 bytes
5	Broadcast	2+4+2=6 bytes
6	Flow Control Frame	2+4*+2=8 bytes
7	Command and Status	TBD
8-f	CSIX Reserved	N/A

* The Flow Control CFrame does not have an extension header, the bytes between the Base
 Header and EDC contain flow control information.

5 5.2 Base Header

Table 8 shows the layout of the base header. Bits 0 and 1 of Byte 0 are CSIX Reserved (CR)
and Private (P) bits respectively.

- 8
- 9

Table 8: Base header

Byte Number							Bit	: Po	ositi	on						
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0/1	Rea	ldy		Туре				Ρ			Pay	/loa	ld L	.en	gth	

10 **5.2.1 Type Field**

11 The type field (4 bits) encodes the type of CFrame being transferred. The payloads of all the

12 frame types except flow control are unspecified by the CSIX-L1 specification. The flow control

13 frame payload is fully defined in sub-section 5.8.2.1. The command and status frame payload is

14 reserved and will be defined in future CSIX work. For the unicast, broadcast and multicast

15 frames there is an extension header defined to follow the base header. The formats for these

16 extension headers are defined in the next sub-sections.

Page 28	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

Table 9:	Туре	field	values
----------	------	-------	--------

Туре	Encoding	Mandatory/Optional
ldle	0x0	М
Unicast	0x1	М
Multicast Mask	0x2	0
Multicast ID	0x3	0
Multicast Binary Copy	0x4	0
Broadcast	0x5	0
Flow Control Frame	0x6	М
Command and Status	0x7	Reserved
CSIX Reserved	0x8-0xb	
Private	0xc-0xf	

2 5.2.2 Ready Field

3 The ready field (2 bits) is used to indicate when the transmitting entity is ready to receive data.

4 A low (0) ready bit indicates that the entity is not ready to receive the specified traffic type; a

- 5 high (1) ready bit indicates that the entity is ready to receive the specified traffic type.
- 6 There are 2 ready bits representing 2 link level queues. The two groups and the CFrame types7 assigned to these groups are given below.
- 8 Ready[0] (bit 6 of byte 0) is for Control traffic
- 9 -- Command & Status CFrames(TBD in future CSIX work)
- 10 -- Flow control CFrames
- 11 Ready[1] (bit 7 of byte 0) is for Data Traffic
- 12 -- Unicast
- 13 -- Multicast
- 14 -- Broadcast
- When no data is being transmitted, the ready field is kept alive by regular transmission of idleCFrames as specified in 6.2.
- 17 For purposes of link-level management, any vendor-specific frame types will be grouped with
- either the control or data group by the vendor. Idle frames are neither control or data framesand can be sent at any time.
- Both ready bits are deasserted if an error (such as a parity error) is detected on a receivedCFrame.
- 22 Table 10 shows which ready bit controls the transmission of each specific CFrame type.
- 23

Table 10: Ready bit assignment by CFrame type

Туре	Ready Bit
	CRdy=Ready[0]
	DRdy=Ready[1]
Idle	None
Unicast	Drdy
Multicast Mask	Drdy
Multicast ID	Drdy
Multicast Binary Copy	Drdy
Broadcast	Drdy
Flow Control	Crdy
Command and Status	Reserved
CSIX Reserved	
Private	

3

4 5.2.3 Payload Length Field

Payload length (8 bits) is the number of bytes in the payload of the message, excluding any
padding (which is inserted between the payload and the vertical parity field.). Fabric vendors
may specify the maximum payload length for their product. TMs can enforce their own

maximum payload size for unicast and multicast CFrames by never injecting into the fabric
 anything over their desired maximum reception size.

9 anything over their desired maximum reception size.

For data CFrames, "0" indicates a payload of 256 bytes; for idle CFrames, the payload length
field shall be set to "0." (A "0" payload length for idle frames does not indicate a payload of 256
bytes.)

13 5.3 Idle CFrames

14 Idle frames are transmitted during startup and in periods of no activity to maintain both Ready15 bits and synchronization of data clocks.

16 **5.3.1 Idle CFrame Format**

- 17 An Idle CFrame is four bytes and consists of a Base Header and a 2-byte Vertical Parity field.
- 18

Byte Number	Contents
0-1	Base Header

2-3 Vertical Parity

1

2 **5.4 Unicast CFrames**

3 5.4.1 Unicast CFrame Format

4

Table 12: Unicast CFrame format

Byte Number	Contents					
0-1	Base Header [15:0]					
2-3	Unicast Extension Header [15:0]					
4-5	Unicast Extension Header [15:0]					
6-7	Payload					
n	End of Payload (pad to interface width)					
	Vertical Parity					

5

6 5.4.2 Unicast Extension Header

- 7 The unicast extension header is shown in Table 13.
- 8

Table 13: Unicast extension header

Byte Number		Bit Position														
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
2/3		Class)		CS	IX R	eser	ved	
4/5		CS	IX		Destination						Addı	ress				
	F	Rese	rved													

9 5.4.2.1 Destination Address

10 The 12-bit destination address byte 4 (3:0) and byte 5 (7:0) provides addressing for up to 4096

11 Traffic Managers. The Destination Address field is valid in the ingress direction; once the fabric

12 has delivered the CFrame to the appropriate egress TM(s), the destination address is no longer

13 needed and is 'field not defined."

14 5.4.2.2 Class

15 Class is an 8-bit field and in unicast frames represents up to 256 isolated classes for every

- 16 destination address. CFrames are delivered in the same order as received within a class, but
- 17 not across classes. Not all 256 classes need to be supported by a fabric or TM. If less than 256

1 classes are supported, the existing class encodings follow the bit ordering conventions of 1.4.

2 The Class field is valid in the ingress and egress directions.

3 It is not required that the fabric carry the full 8-bits of class from TM to TM if it is not using all 8-

4 bits for its own traffic prioritization. If sub-class information is needed that the fabric does not

5 use, that information should be embedded within the CFrame payload.

6 5.5 Multicast Mask CFrames

7 The properties of this method are that for small systems few frames will need to be generated
8 by the TM, but as the system grows it is likely that larger number of frames will need to be
9 generated to cover the possible multicast groups. The Destination Address field is not defined
10 on the egress of the fabric.

11 5.5.1 Multicast Mask CFrame Format

12

Table 14: Multicast Mask CFrame format

Byte Number	Contents
0-1	Base Header [15:0]
2-3	Multicast Bitmask Ext. Header [15:0]
4-5	Multicast Bitmask Ext. Header [15:0]
6-78-9	Payload
n	End of Payload (pad to interface width)
	Vertical Parity

13

14 5.5.2 Multicast Bitmask Extension Header

15 The multicast bitmask header is shown in Table 15.

16

Table 15: Multicast bitmask extension header

Byte Number		Bit Position														
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
2/3		Class[7:0]									Bitma	ask ł	nead	er[7:	0]	
4/5	Bitmap[15:0] (definable bitmap size)															

17 **5.5.2.1** Bitmask header [7:0]

18 Multicast bitmask addresses use a combination of a 16-bit bitmap and an 8-bit mask header to

represent all possible CSIX port addresses (see byte 3 in Table 15.) The bitmap can represent

16 TMs but not the 4096 possible TMs in a CSIX-L1 system. The multicast mask header

21 contains the upper 8 bits of the destination address. In this way it is possible to use this

1 multicast frame type to reach all possible TMs in a CSIX-L1 system. The bitmask header field is

2 undefined on the egress of the fabric.

3 5.5.2.2 Bitmap

- 4 The bitmap is simply 16-bits '1' indicates the representative output TM should receive a copy
- 5 of the multicast frame. The upper 8 bitmask header bits choose which group of 16 TMs are
- 6 addressed by the bitmap. The bitmap field is undefined on the egress of the fabric.

7 5.5.2.3 Class

8 The class field in the multicast bitmask header actually represents a multicast queue. A more 9 in-depth discussion regarding multicast queues is in 3.3. The class field is valid in both the 10 ingress and egress directions. It is not required that the fabric carry the full 8-bits of class from 11 TM to TM if it is not using all 8-bits for its own traffic prioritization. If sub-class information is 12 needed that the fabric does not use, that information should be embedded within the CFrame 13 payload.

14 **5.6 Multicast ID CFrames**

15 5.6.1 Multicast ID CFrame format

16

Table 16: Multicast ID CFrame format

Byte Number	Contents
0-1	Base Header [15:0]
2-3	Multicast ID Extension Header [15:0]
4-5	Multicast ID Extension. Header [15:0]
6-7	Payload
n	End of Payload (pad to interface width)
	Vertical Parity

1 5.6.2 Multicast ID Extension Header

- 2 The multicast ID extension header is shown in Table 17. Bit 7 of byte 3 is Private; bit 6 of byte 3
- 3 is CSIX Reserved (CR).

4

Table 17	: Multicast ID	extension	header
----------	----------------	-----------	--------

Byte Number							В	it Po	sitio	n						
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
2/3				Cla	ass				P	C R			Mul ID[2	ticas 21:16	st 6]	
4/5							Multi	icast	ID[1	5:0]						

5 5.6.2.1 Multicast ID

- 6 The 22-bit Multicast ID communicates a lookup tag to the fabric. The fabric uses this lookup tag
- 7 to determine which set of TMs should receive copies of the frame. The mechanism for co-
- 8 ordinating the state set-up between the fabric and TM is outside the scope of this specification.
- 9 Multicast ID is valid in both the egress and ingress directions.

10 5.6.2.2 Class

- 11 The multicast ID header class represents a multicast queue (see 3.3.1). The class field is valid 12 in both the ingress and egress directions.
- 13 It is not required that the fabric carry the full 8-bits of class from TM to TM if it is not using all 8-
- 14 bits for its own traffic prioritization. If sub-class information is needed that the fabric does not
- 15 use, that information should be embedded within the CFrame payload.

16 5.7 Multicast Binary Copy CFrames

17 5.7.1 Multicast Binary Copy CFrame Format

18

Table 18: Multicast Binary Copy CFrame format

Byte Number	Contents
0-1	Base Header
2-3	Multicast Binary Copy Extension Header
4-5	Multicast Binary Copy Extension. Header
6-7	Payload
n	End of Payload (pad to interface width)
	Vertical Parity

2 5.7.2 Binary Copy Multicast Extension Header

The binary copy multicast extension header from the traffic manager to the fabric is shown inTable 19.

5

Table 19: Binary Copy Multicast Extension Header

(Traffic Manager to Fabric)

6

7

Byte Number							В	it Po	sitior	า						
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
2/3				Clas	s				Left	Des	stina	tion	Addr	ess	[11:	4]
4/5	LD	A[3:0)]				Righ	t De	stina	tion	Add	ress	[11:0)]		

8

9 5.7.2.1 Left and Right Destination Addresses

10 The binary copy form of multicast includes two TM addresses, each a complete unicast

11 Destination Address. These two addresses are designated as left and right, such that an

12 indicator bit can be flagged from the fabric to the output TM indicating which copy of the frame

13 that TM is receiving. (This could be used so that if dual data structures were placed in the

payload header of the frame, the indicator bit could indicate which data structure to extract at

each of the 2 outputs so that output specific information could be passed.) The right and left
 destination addresses are valid in the ingress direction and undefined in the egress direction.

17 5.7.2.2 Class

18 Class is an 8-bit field and in unicast frames represents up to 256 isolated classes for every

19 destination address. CFrames are delivered in the same order as received within a class, but

20 not across classes. Not all 256 classes need to be supported by a fabric or TM. If less than 256

21 classes are supported, the existing class encodings follow the bit ordering conventions of 1.4.

22 The Class field is valid in the ingress and egress directions.

23 It is not required that the fabric carry the full 8-bits of class from TM to TM if it is not using all 8-

bits for its own traffic prioritization. If sub-class information is needed that the fabric does not

25 use, that information should be embedded within the CFrame payload.

26 Unlike the other 2 forms of multicast discussed in preceding sub-sections, binary copy uses the

class field like a unicast extension header. Both copies of the multicast are required to be of the

same class. Flow control for binary copy multicast is performed in a unicast context only.

29 Therefore, congestion of a unicast destination address and class will also affect all binary

30 multicast frames with matching class, and one of the two destination addresses matching the

31 congested destination address.

Page 35	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

1 5.8 Broadcast CFrames

2 5.8.1 Broadcast CFrame Format

3

Table 20: Broadcast CFrame format

Byte Number	Contents
0-1	Base Header
2-5	Broadcast Extension Header
6-7	Payload
n	End of Payload (pad to interface width)
	Vertical Parity

4

5 5.8.2 Broadcast Extension Header

- 6 The class field in the broadcast extension header indicates one of up to 256 broadcast queues.
- 7

Table 21: Broadcast control extension header

Byte Number							E	Bit Po	ositio	n						
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
2/3				Cla	SS				Priv	vate			CS	SIX F	Rese	rved
4/5							CS	IX R	eser	ved						

8 5.8.2.1 Class

9 Class is an 8-bit field. The class field in the broadcast extension header indicates one of up to

10 256 broadcast queues. Class is valid for both Ingress and Egress.

11

12 5.9 Flow Control CFrames

- 13 Flow Control CFrames provide a finer level of flow control than link level flow control by
- 14 specifying the specific TM and Class that are oversubscribed. Flow control on a TM Port (line-
- 15 end or VC) basis is the responsibility of cooperating TMs, and is outside the scope of this
- 16 specification. Flow Control frames can go in both the ingress and egress directions.

17 **5.9.1 Flow Control CFrame Format**

A flow control frame consists of a base header with type set to flow control frame, a variable
number of 4-byte flow control entries up to the maximum allowed payload size set by the
combination of the fabric and TM vendors, any padding necessary, and the 2-byte vertical
parity.

- 1 The flow control frame format is shown in Table 22.
- 2
- 3

Table 22: Flow Control CFrame format

Byte Number	Contents
0,1	Base Header
2,3	Flow Control Entry 1a
4,5	Flow Control Entry 1b
6,7	Flow Control Entry 2a
8,9	Flow Control Entry 2b
	Last Flow Control Entry in frame, bytes 1&2
	Last Flow Control Entry in frame, bytes 3&4
n	(pad to interface width)
	Vertical Parity

4 5.9.1.1 Flow Control Entry Format

- 5 The Flow Control entry format is shown below.
- 6
- 7

Table 23: flow control entry format

Flow Control Entry Byte Number							В	it Po	ositio	'n						
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
2/3	Cla	ISS							FC	;	С	Ρ	Spe	ed		
									Ent	ry	*	*				
									Тур	be						
4/5	F	D	CS	SIX				۵	Desti	natio	on Ao	ddre	ess			

- 9 Bit 5 of Byte 3 is the class wildcard; bit 4 of Byte 2 is the port wildcard.
- 10 Each of the fields is discussed in the following sub-sections.
- 11 5.9.1.1.1 Class
- 12 For unicast the class field is the same 8-bit class field specified in unicast extension headers.
- 13 For Multicast the class field specifies one of the 256 multicast queues

- 1 5.9.1.1.2 Entry Type
- 2 The entry type (see Table 24 below) indicates what resource is being reported. The entry type
- 3 determines what the meaning is and which of the other fields are processed.

4 Note that multicast flow control entries will only be generated when the multicast mechanism is

5 multicast mask or multicast ID.

6

Table 24: Flow control entry type values	Table 24:	Flow control	entry type	values
--	-----------	--------------	------------	--------

Encoding	Name
00	Unicast
01	Multicast
10	Broadcast
11	All

- 7 5.9.1.1.3 Class Wildcard
- 8 The class wildcard is used to extend the scope of the flow control message. The impact of class9 wildcard is determined by the message type.
- For unicast messages, setting the class wildcard bit to '1' causes the associated flow control
 message to be applied to all classes associated with the indicated destination address
- 12 For multicast messages, the class value represents one of up to 256 multicast gueues that can
- 13 be used to transfer payloads to multiple ports. Setting the class wildcard bit to "1" means that
- 14 the associated flow control message is applied to all extant multicast queues.
- 15 5.9.1.1.4 Port Wildcard
- 16 The port wild card is used to extend the impact of Fabric to TM flow control messages for
- 17 unicast traffic. When the fabric sets the port wild card to "1" for unicast traffic, the flow control
- 18 message is applied to all destinations. The port wild card is not used for Traffic Manager to
- 19 Fabric flow control frames.
- 20 5.9.1.1.5 Destination Address
- The destination address for unicast queues has the same field definition as in the unicast extension header. For multicast and broadcast, the destination address field is ignored.
- 23 5.9.1.1.6 Speed

24 The speed field specifies how rapidly the TM is allowed to transmit CFrames to the specified

25 destination. Although the Speed field is defined to be 4 bits, specific fabric implementations may

choose to ignore the low order 1, 2, or 3 bits. The 16 possible values range from 1111 (Send

- full speed) to 0000 (Stop send no CFrames to this queue), with smaller numbers indicating
- 28 proportionally more flow control fewer CFrames per second allowed to enter the queue.

- 1 The speed field (at least the most significant bit) shall be generated and processed for all entry
- 2 types. All implementations shall be capable of distinguishing and responding to speed field
- 3 values "1111" and "0000"
- 4 5.9.1.1.7 TM to fabric flow control ignore option
- 5 During periods where the TM asserts flow control to the fabric, the fabric may experience a lack

6 of available buffering resources to support the flow control request. In this situation, the fabric

7 may decide to discard traffic internally. Alternatively, the fabric may decide to time out the 8 asserted TM flow control request by increasing transmission rate sufficiently (i.e., ignore TM-to-

asserted TM flow control request by increasing transmission rate sufficiently (i.
 fabric flow control) to avoid activation of any such fabric discard mechanism.

Note that the fabric is not allowed to perform an equivalent time out function for the link levelflow control function.

12 5.9.2 TM to Fabric flow control summary

- 13 The following table summarizes the functions that can be performed with the TM to Fabric flow
- 14 control frames.

Table 25: TM to Fabric flow control summary

	Flow Cor	ntrol CFrar by	ne Fields g TM	enerated
Flow Control Function	CLASS	C*	P*	DA
Traffic TYPE = Unicast				
Adjust speed for unicast traffic for all classes	N/A	1	N/A	N/A
Adjust speed for unicast traffic for a specific class only	Class data	0	N/A	N/A
Traffic TYPE = Multicast (does not affect broadcast traffic)				
Adjust speed for multicast traffic for all classes	N/A	1	N/A	N/A
Adjust speed for multicast traffic for a specific class only	Class data	0	N/A	N/A
Traffic TYPE = Broadcast (does not affect multicast traffic)				
Adjust speed for broadcast traffic for all classes	N/A	1	N/A	N/A
Adjust speed for broadcast traffic for a specific class only	Class data	0	N/A	N/A
Traffic TYPE = All (Unicast/Multicast/Broadcast)				
Adjust speed for all traffic types and all classes	N/A	1	N/A	N/A
Adjust speed for all traffic types for a specific class only	Class data	0	N/A	N/A

1) The SPEED field is valid for all of the above function

2) All fields being N/A should be set to all "0" by the TM

Any flow control function performed with a flow control entry carrying one or more enabled wildcard fields (class wildcard C*, port wildcard P* or traffic type TYPE = All) can always alternatively be performed using multiple flow control entries where none of the wildcard fields are enabled. This means that regardless whether a specific flow control function is performed with a single wildcarded flow control entry or multiple non-wildcarded flow control entries, the resulting flow control function is 100% identical for the two cases. The advantage of applying the wildcard fields whenever possible, is that the bandwidth used for flow control CFrames on the physical CSIX interface is minimized.

10 the physical CSIX interface is minimized

11 5.9.3 Fabric to TM flow control summary

The following table summarizes the functions that can be performed with the Fabric to TM flowcontrol frames.

Table 26: Fabric to TM flow control summary

	Flow Cor	ntrol CFra	ne Fields g	enerated
		by F	abric	
Flow Control Function	CLASS	C*	P*	DA
Traffic TYPE = Unicast				
Adjust speed for unicast traffic for a specific destination	N/A	1	0	DA
(for all classes)				data
Adjust speed for unicast traffic for a specific destination	Class	0	0	DA
and specific class only	data			data
Adjust speed for all unicast traffic for all destinations and all classes	N/A	1	1	N/A
Adjust speed for all unicast traffic for all destinations and	Class	0	1	N/A
specific class only	data			
Traffic TYPE = Multicast (does not affect broadcast traffic)				
Adjust speed for all multicast traffic for all classes	N/A	1	N/A	N/A
Adjust speed for all multicast traffic for a specific class	Class	0	N/A	N/A
only	data			
Traffic TYPE = Broadcast (does not affect multicast traffic)				
Adjust speed for all broadcast traffic for all classes	N/A	1	N/A	N/A
Adjust speed for all broadcast traffic for a specific class	Class	0	N/A	N/A
only	data			
Traffic TYPE = All (Unicast/Multicast/Broadcast)				
Adjust speed for all traffic types and all classes	N/A	1	N/A	N/A
Adjust speed for all traffic types for a specific class only	Class	0	N/A	N/A
	data			

1) The SPEED field is valid for all of the above function

2) All fields being N/A should be set to all "0" by the Fabric

3 Any flow control function performed with a flow control entry carrying one or more enabled 4 wildcard fields (class wildcard C*, port wildcard P* or traffic type TYPE = All) can alternatively 5 be performed using multiple flow control entries where none of the wildcard fields are enabled. 6 This means that regardless whether a specific flow control function is performed with a single 7 wildcarded flow control entry or multiple non-wildcarded flow control entries, the effective flow control mechanism is 100% identical for the two cases. The advantage of applying the wildcard 8 fields whenever possible, is that the bandwidth used for flow control CFrames on the physical 9 CSIX interface is minimized. 10 11

12 5.10 Command and Status CFrames

13 Command and Status CFrames are not defined in this (CSIX-L!) specification. Command and

14 Status CFrames are reserved and will be defined in future CSIX work.

1 5.11 Parity

- 2 CSIX-L1 provides both horizontal and vertical parity to validate information transferred across
- 3 the interface. Horizontal parity is mandatory. Support of the vertical parity field is mandatory, but
- 4 use of vertical parity is optional.

5 5.11.1 Horizontal Parity

6 Horizontal parity is mandatory and is described in 4.1.2 and 4.1.6.

7 5.11.2 Vertical Parity

- 8 Vertical parity provides an optional second set of parity bits that provide a substantial
- 9 improvement (over just horizontal parity) in the probability of error detection. To calculate
- 10 vertical parity bits, the CFrame is treated as a series of 16-bit words, organized in a two-
- 11 dimensional block as shown in Table 27: Vertical parity. A Vertical parity bit is generated for
- 12 each of the 16 bit positions (columns) in the block across all rows required to contain the
- 13 CFrame payload. The resulting 16-bit Error Detecting Code (VPar) is appended to the end of
- 14 the payload.

15

VPar	VPar15	VPar14	VPar0
Word m	B(15,m)	b(14,m)	B(0,m)
Word 1	B(15,1)	b(14,1)	B(0,1)
Word 0	B(15,0)	b(14,0)	B(0,0)

Table	27:	Vertical	parity
-------	-----	----------	--------

16	$\sqrt{Par[i]} = \frac{1}{b(i,0)} \wedge b(i,1) \wedge b(i,1)$	$\Delta h(im)$).
10	$v = a_1[1] = !(u(1,0) \land u(1,1) \land u(1,1))$	$\dots \cap \mathcal{D}(1,11)$

17 Where,

18 Vpar[i] = ith bit of Vertical Parity word.

- 19 b(i,m) = ith bit of data word m
- 20 m+1 = number of 16-bit words (Excluding Vpar word) in CFrame

2 6 Operation and timing

3 CSIX-L1 operation and timing is defined in the same way for both the receive path and the 4 transmit path. The width of the receive and transmit paths shall be the same, however other

5 parameters (such as the minimum frame time) may be different in the two directions.

6 6.1 Start-up

- CSIX-L1 uses a simple, robust startup mechanism based on use of the ready bits (see 5.2.2)
 and the idle CFrame as defined in 6.4.1.
- 9 At Power-Up or RESET, each CSIX port entity (traffic manager and fabric) begins transmitting
- 10 idle CFrames while holding both ready bits low. When an entity detects receipt of idle CFrames,
- 11 it raises both ready bits to high and continues to send idle CFrames. When an entity detects
- 12 receipt of idle CFrames and high ready bits from its connected entity, it assumes regular
- 13 operation. This is depicted in the state machine diagram shown in figure 12.
- 14 When in normal operation, if RESET occurs or if data clock synchronization fails (i.e.
- 15 Receiver_Synchronization=FALSE), then the system resets and restarts.

16 6.2 Transmission

- 17 At any point in time the CSIX-L1 interface may contain a data, control or idle CFrame or a Dead
- 18 Cycle. During times when no data is being transmitted, a pattern of alternating idle CFrames
- 19 and Dead Cycles is transmitted to maintain synchronization and keep the ready bits alive. The
- 20 state machine to govern CFrame and Dead Cycle transmission is shown in figure 13. Transition
- 21 variables for the Transmission state machine are shown in 6.3.1.
- 22

23 6.3 State Machine Variables:

24 6.3.1 State Machine Variables

- 25 Transmitting_Frame (TF)
- 26 Indicates that a CFRAME is being transmitted
- 27 VALUES: TRUE: Transmission of the current CFRAME is not complete.
- 28 FALSE: A CFRAME is not currently being transmitted
- 29 New_Frame_Ready (NFR)
- 30Indicates that either a new data CFrame is queued and ready to transmit and that ready31bits [1] of the receiving entity is high or that a new control CFrame is queued and ready32to transmit and that ready bit [0] of the receiving entity is high
- 33 VALUES: TRUE: New Frame Ready conditions are satisfied
- 34 FALSE: New Frame Ready conditions are not satisfied
- 35 Ready_Bit_High

	Page 43	Issue:	Public Distribution	Date:	8/5/2000	
		Туре:	Specification	Version:	1.0	
1 2	Indicates the side of the	ne value of th CSIX-L1 inte	e ready bits in CFrame erface.	s received fi	om the entity on the c	other
3	Values:	TRUE:	One or both of th	e two receiv	ed ready bit is high	
4		FALSE:	Both received rea	ady bits are I	ow or not set.	
5	Receive_Idle_Cell					
6	Indicates th	hat the entity	is receiving idle cells a	cross the CS	SIX-L1 interface.	
7	Values:	TRUE:	Entity is receiving	idle cells		
8		FALSE:	Entity is not recei	ving idle cel	S	
9	Receiver_Synchro	nization				
10 11	The receive alignment	er of the CSI across all clo	X-L1 interface (when da ck groups.	ata width > 3	2) must perform data	
12	Values:	TRUE:	receiver is synch	ronized acro	ss all clock groups	
13		FALSE:	receiver is not sy	nchronized		
14	RESET:					
15 16	Resets all t (a power-o	functions. Re n reset.)	set can be performed h	not (when the	e power is already on)	or col
17	Values:	ON or OI	FF			

2 6.4 State Machines

3 6.4.1 Startup State Machine



Figure 12--Start-up state machine diagram

4 5

Page 45	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0





4 6.5 Pause and Resume operation

5 The pause and resume information (carried with Ready bits in the base header of every

6 CFrame) provides a way to control the flow of data across CSIX. Deassertion of a Ready bit

- 1 indicates that the asserting device can not accept another frame after the one currently being
- 2 transferred for that link level queue. The device receiving the pause shall complete the current
- 3 frame and shall not resume transmission of CFrames until an asserted ready bit is received
- 4 indicating a resume.
- 5 There are 2 link level queues and 2 corresponding Ready bits in every header. One queue is
- 6 for control traffic and the other queue is for data traffic.



Figure 14-- CSIX-L1 Pause and Resume response requirement

9 **Response Requirement:** From the tick that a frame containing a Pause status leaves one

10 component, after maximum response (n*T) time has elapsed, no new frame can begin

11 transmission between the components for the congested link level queue.

Details of the requirement are as follows. From the tick that the ready field leaves a component
 the MAXIMUM response time for a Pause operation is defined as: n*T, n=C+L

- 14 -- T is the clock period of the interface
- 15 -- n is the maximum number of ticks for the response
- -- C is a constant for propagating the field within the "other" component (or chipset as
 the case may be) to the interface logic controlling the reverse direction data flow. C is
 defined to be 32 ticks.
- 19 -- L is the maximum number of ticks to transport the maximum fabric CFrame size.

20 6.6 Fabric Flow Control Response Time

The response time for fabric flow control is not specified by the CSIX-L1 standard in the same detail as link level flow control.

23 6.7 Frame Transfer Timing

The following figures show timing operations under different transmission scenarios. In these figures, CFa.n indicates the portion (n) of a specific CFrame (a) sent across CSIX-L1 at each

- 1 tick, DC indicates a dead cycle, ICF indicates an idle CFrame and SOF indicates Start of
- 2 Frame.

_									
	Data	CF1.1	CF1.2		CF1.n	CF2.1	CF2.2		CF2.n
	SOF	HI		LO		HI		LO	

3

Figure 15-- Transmission of two consecutive CFrames with no break

5

Data	CF1.1	CF 1.2		CF1.n	DC	CF2.1	CF2.2		CF2.n
SOF	НІ	LO			НІ		LO		

6

7

righte ro fransmission of two of fames with a one-tick separation

Data	CF1.1	CF 1.n	DC	ICF	DC	ICF	DC	CF2.1	CF2.n
SOF	н	L	0	н	LO	Н	LO	Н	LO

8

Figure 17-- Transmission of two CFrames with a multi-tick separation

9 6.8 Dealing with a parity error

When a parity error (horizontal or vertical) is detected on the CFrame, ready bits from the
 CFrame shall be ignored and the device shall interpret them as not ready. This means that the
 device which detects the parity error(s) stops sending further data or control CFrames until it

13 receives the next CFrame without any errors and corrects the state of the ready bits.

14 6.9 Dealing with an unexpected SOF

15 If a device encounters an unexpected SOF, it shall ignore the previous data and commence

16 processing the CFrame signaled by the new SOF.

2 7 A.C. characteristics

3 7.1 AC Timing Classes

- 4 CSIX-L1 AC parameters are specified in three different classes as shown in Table 28.
- 5 Different timing classes provide flexibility for devices designed for different max performance.
- 6 Devices with LVCMOS signaling shall be in a separate class due to different IO characteristics
- 7 from HSTL.
- 8

Table 28:	Timing	classes
-----------	--------	---------

AC	Interface	Operating
Class	Signaling	Frequency
AC_Class0	LVCMOS	100MHz – 166MHz
AC_Class1	HSTL	100MHz – 166MHz
AC_Class2	HSTL	100MHz – 250MHz

9 7.2 Timing Paradigm

- 10 The following figures describe the definitions of AC parameters for CSIX-L1 source
- 11 synchronous interface.

12 7.2.1 Source Interface Timing Definitions

- 13 From a source device, source data is driven along with source clock with the timing parameters
- 14 shown in the figure below. The on-chip delay on the source data and source clock should be
- 15 balanced, hence minimising the total skew. The timing parameters are restricted within one
- 16 clock group, which has 32-bits of data, 1 bit of parity and 1-bit SOF.



17 18

Figure 18-- Source interface timing

19 7.2.2 Destination Interface Timing Definitions

Similar to source device interface, the destination device receives the destination data along
 with destination clock with the timing parameters shown in the figure below. The on-chip delay

- 1 on the destination data and destination clock should be balanced, so that the set-up and hold
- 2 timing requirements on the receiving flip-flops are met. The timing parameters are restricted
- 3 within one clock group, which has 32-bits of data, 1 bit of parity and a 1-bit SOF.



Figure 19-- Destination interface timing

6 7.2.3 Source Clock / Destination Clock Skew

7 This timing parameter applies to interfaces where the bus is 64-bits, 96-bits or 128-bits wide

8 and split into groups of 32-bit source synchronous busses. It is important to keep the source

- 9 synchronous clocks from each group within certain skew window.
- 10 Note: There is no such requirement for clocks in opposite direction since they are
- 11 asynchronous to each other.

12 **7.2.3.1**



15 7.3 AC_Class0 Timings (LVCMOS, 100MHz – 166MHz)

16 AC timing data for Class0 devices is shown in Table 29.

Table 29: Class 0 AC timing data

Name	Characteristics	Min	Мах	Note
<i>t</i> src_freq	Source Clock Frequency		166 MHz	
<i>t</i> src_period	Source Clock Period	1/ <i>t</i> src_freq	1/ <i>t</i> src_freq	1
<i>t</i> src_hi_pulse	Source Clock High Pulse Width	.4 * <i>t</i> src_period	.6 * <i>t</i> src_period	1
<i>t</i> src_lo_pulse	Source Clock Low Pulse Width	.4 * <i>t</i> src_period	.6 * <i>t</i> src_period	2
<i>t</i> src_rise_slew	Source Clock Rise Slew		.5 ns	
<i>t</i> src_fall_slew	Source Clock Fall Slew		.5 ns	
<i>t</i> src_data_valid	Source Data Valid from Source Clock Rising Edge	.5 ns	2.0 ns	3
<i>t</i> srcclk_skew	Skew among Source Clocks from different clock groups		1.2 ns	
<i>t</i> dst_freq	Source Clock Frequency		166 MHz	
<i>t</i> dst_period	Destination Clock Period	1/ <i>t</i> dst_freq	1/ <i>t</i> dst_freq	1
<i>t</i> dst_hi_pulse	Dest Clock High Pulse Width	.35 * t dst_period	.65 * t dst_period	1
<i>t</i> dst_lo_pulse	Dest Clock Low Pulse Width	.35 * t dst_period	.65 * t dst_period	2
<i>t</i> dst_rise_slew	Dest Clock Rise Slew		.7 ns	
<i>t</i> dst_fall_slew	Dest Clock Fall Slew		.7 ns	
<i>t</i> dst_setup	Dest Data set-up to Dest Clock Rising Edge	1.5 ns		3
<i>t</i> dst_hold	Dest Data hold from Dest Clock Rising Edge	0		3
<i>t</i> dstclk_skew	Skew among Dest Clocks from		1.5 ns	

3

4 Notes:

- 5 1. This clock timing parameter is measured from VIH to VIH.
- 6 2. This clock timing parameter is measured from VIL to VIL.
- 7 3. The data valid, set-up and hold are measured from the midpoint of the clock (VDD/2) to
- 8 either:
- 9 2.0 V for transitions from Hi-Z or Low logic values to High logic values, or
- 10 0.8 V for transitions from Hi-Z or High logic values to Low logic values.

	Page 51	Issue:	Public Distribution	Date:	8/5/2000
		Type:	Specification	Version:	1.0
_	The lead medal (tionio no in o	
1	I ne load model f	or arivers i	meeting the Class 0 AC	timings is a	issumed to be the following.
2					
3					
4					
5		Ľ		_	
6			✓ ➤ 10 pł	-	
7			\checkmark		
8					
9	Figu	ire 21—Lo	ad model for drivers me	eting the Cl	ass 0 AC timings

1 AC_Class1 (HSTL, 100MHz – 166MHz)

2 Class 1 timing data is shown in Table 30.

3

Table 30: Class 1 AC timing data

Name	Characteristics	Min	Max	Note
<i>t</i> src_freq	Source Clock Frequency		166 MHz	
<i>t</i> src_period	Source Clock Period	1/ <i>t</i> src_freq	1/ <i>t</i> src_freq	2
<i>t</i> src_hi_pulse	Source Clock High Pulse Width	0.45 * <i>t</i> src_period	0.55 * <i>t</i> src_period	2
<i>t</i> src_lo_pulse	Source Clock Low Pulse Width	0.45 * <i>t</i> src_period	0.55 * <i>t</i> src_period	2
<i>t</i> src_rise_slew	Source Clock Rise Slew		0.3 ns	4
<i>t</i> src_fall_slew	Source Clock Fall Slew		0.3 ns	4
<i>t</i> src_data_valid	Source Data Valid from Source Clock Rising Edge	0.3 ns	3.0 ns	1,3
<i>t</i> srcclk_skew	Skew among Source Clocks from different clock groups		1.2 ns	2
<i>t</i> dst_freq	Source Clock Frequency		166 MHz	
<i>t</i> dst_period	Destination Clock Period	1/ <i>t</i> dst_freq	1/ t dst_freq	2
<i>t</i> dst_hi_pulse	Dest Clock High Pulse Width	0.40 * <i>t</i> dst_period	0.60 * <i>t</i> dst_period	2
<i>t</i> dst_lo_pulse	Dest Clock Low Pulse Width	0.40 * <i>t</i> dst_period	0.60 * <i>t</i> dst_period	2
<i>t</i> dst_rise_slew	Dest Clock Rise Slew		0.4 ns	4
<i>t</i> dst_fall_slew	Dest Clock Fall Slew		0.4 ns	4
<i>t</i> dst_setup	Dest Data set-up to Dest Clock Rising Edge	2.0 ns		1,3
<i>t</i> dst_hold	Dest Data hold from Dest Clock Rising Edge	0 ns		1,3
<i>t</i> dstclk_skew	Skew among Dest Clocks from different clock groups		1.5 ns	2

4 Notes:

- Assuming a perfect board distribution, this spec implies 1ns of set-up margin and 0.3ns of hold margin at 166MHz. (Refer to Appendix-A)
- 7 2. The clock timing parameters are measured from VDDQ/2 (VREF cross over point)
- 8 3. The data valid, set-up and hold are measured from VDDQ/2 (VREF cross over point)
- 9 4. Slew rates are measured between VIH and VIL levels

1 7.4 AC_Class2 (HSTL, 100MHz – 250MHz)

2 Class 2 timing data is shown in Table 31.

3

Table 31: Class 2 AC timing data

Name	Characteristics	Min	Max	Note
<i>t</i> src_freq	Source Clock Frequency		250 MHz	
<i>t</i> src_period	Source Clock Period	1/ <i>t</i> src_freq	1/ <i>t</i> src_freq	2
<i>t</i> src_hi_pulse	Source Clock High Pulse Width	0.45 * <i>t</i> src_period	0.55 * <i>t</i> src_period	2
<i>t</i> src_lo_pulse	Source Clock Low Pulse Width	0.45 * <i>t</i> src_period	0.55 * <i>t</i> src_period	2
<i>t</i> src_rise_slew	Source Clock Rise Slew		0.3 ns	4
<i>t</i> src_fall_slew	Source Clock Fall Slew		0.3 ns	4
<i>t</i> src_data_valid	Source Data Valid from Source Clock Rising Edge	0.3 ns	1.8 ns	1,3
<i>t</i> srcclk_skew	Skew among Source Clocks from different clock groups		0.8 ns	2
<i>t</i> dst_freq	Source Clock Frequency		250 MHz	
<i>t</i> dst_period	Destination Clock Period	1/ <i>t</i> dst_freq	1/ <i>t</i> dst_freq	2
<i>t</i> dst_hi_pulse	Dest Clock High Pulse Width	0.40 * <i>t</i> dst_period	0.60 * <i>t</i> dst_period	2
<i>t</i> dst_lo_pulse	Dest Clock Low Pulse Width	0.40 * <i>t</i> dst_period	0.60 * <i>t</i> dst_period	2
<i>t</i> dst_rise_slew	Dest Clock Rise Slew		0.4 ns	4
<i>t</i> dst_fall_slew	Dest Clock Fall Slew		0.4 ns	4
<i>t</i> dst_setup	Dest Data set-up to Dest Clock Rising Edge	1.5 ns		1,3
<i>t</i> dst_hold	Dest Data hold from Dest Clock Rising Edge	0 ns		1,3
<i>t</i> dstclk_skew	Skew among Dest Clocks from different clock groups		1.0 ns	2

4

5 Notes:

 Note that assuming a perfect board distribution, this spec implies 0.7 ns of set-up margin and 0.3ns of hold margin at 250 MHz. (Refer to Appendix-A)

8 2. The clock timing parameters are measured from VDDQ/2 (VREF cross over point)

- 9 3. The data valid, set-up and hold are measured from VDDQ/2 (VREF cross over point)
- 10 4. Slew rates are measured between VIH and VIL levels

Page 54

1 8 D.C. characteristics

2 8.1 LVCMOS Interface

- 3 The following LVCMOS interface specifications are consistent with normal range values shown
- 4 in EIA/JEDC standard EIA/JESD8-5: 2.5 0.2V± (Normal Range), and 1.8V to 2.7 V (Wide
- 5 Range) Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated
- 6 Circuit (October 1995.) Refer to that specification for more information.
- 7

Table 32: Class 0 DC characteristics

Symbol	Parameter		Min	Max	Unit	Notes
V _{DD}	Supply voltage		2.3	2.7	V	
V _{IH}	Hi-level input voltage		1.7	V _{DD} + 0.3	V	1
V _{IL}	Low-level input voltage		-0.3	0.7	V	2
V _{OH}	Output high voltage	I _{ОН} = -100µА	2.1	3.5	V	3
		I _{ОН} = -1mA	2		V	3
		I _{он} = -2mA	1.7		V	3
V _{OL}	Output low voltage	I _{OL} = 100μA		0.2	V	3
		I _{OL} = 1mA		0.4	V	3
		$I_{OL} = 2mA$		0.7	V	3
I _I	Input current	Except I/O parts		±5	μA	4
		I/O parts		±15	μA	4

8 Notes

- 9 1. V_{OUT} ≥V_{OH}(min)
- 10 2. $V_{OUT} \leq V_{OL}(max)$
- 11 3. $V_{DD} = VDD_{MIN}$

12 4. $V_{DD} = VDD_{MAX}$

- 14
- 15
- 16
- 17

1 8.2 HSTL, Class-1 Interface

- 2 Following HSTL single-ended Interface specifications are consistent with EIA/JEDEC standard,
- 3 EIA/JESD8-6 "High Speed Transceivers Logic (HSTL): A 1.5V Output Buffer Supply Voltage
- 4 Based Interface Standard for Digital Integrated Circuits", Aug 1995. Refer to the specification
- 5 for more information. This applies to AC Class 1 and AC Class 2.
- 6

Symbol	Parameter	Min	Nom	Max	Unit	Notes
VDDQ	Output Supply Voltage	1.4	1.5	1.6	V	1
VREF	Differential Input Reference Voltage	0.68	0.75	0.9	V	2
Voh	Output High Voltage	VDDQ - 0.4			V	3,5
Vol	Output Low Voltage			0.4	V	4,5
Vih	Input High Voltage	VREF+		VDDQ+	V	6
		0.1		0.3		
Vil	Input Low Voltage	-0.3		VREF – 0.1	V	6

Table 33: Class 1 DC characteristics

7 Notes:

- 8 1. There is no specific device core supply voltage requirement for HSTL compliance.
- 9 2. VREF = VDDQ/2
- 10 3. loh <u>></u> 8mA
- 11 4. lol <u>≤</u> -8mA
- 12 5. Push-pull output buffer for unterminated loads.
- 13 6. Inputs should not be within VREF –0.1 and VREF +0.1 V.

9 Conformance Requirements

2 To be conformant with the CSIX-L1 specification, a device shall provide the following functions.

Item	Feature	§	Support	Value/Comment
1.	A CFrame shall	1.5	Yes	be divisible by the size of a CWord.
2.	A vendor that implements less than 256 classes shall	1.5	Yes 🗌	encode their classes beginning with the most significant Class bit.
3.	CSIX Reserved bits	1.5	Yes 🗌	shall not be used for proprietary messages
4.	Padding characters shall	1.5	Yes	be ignored when processing fields but shall be included in vertical parity calculations (if vertical parity is implemented.)
5.	Maximum payload size shall not exceed	1.5	Yes 🗌	256 bytes.
6.	The CSIX fabric	2.3.1	Yes	shall ensure that all CFrames from a specific ingress TM to a specific Class queue of a specific egress TM are delivered to the egress TM in exactly the same sequence that they were presented to the fabric by the ingress TM.
7.	The fabric	2.3.1	Yes 🗌	shall guarantee this (see item 6 above) in-order delivery even if the fabric internally has multiple routes between ingress TM and egress TM.
8.	If a fabric supports a range of MAX_FRAME_PAYLO AD_SIZE values, the fabric	3.1	Yes	shall provide a mechanism for programming this value.
9.	The fabric	3.1	Yes	shall support CFrame sizes of any size equal to or less than the maximum value specified for MAX_FRAME_PAYLOAD_SIZE.
10.	The TM	3.1	Yes 🗌	shall provide a means of programming the exact value of MAX_FRAME_PAYLOAD_SIZE for a given system.
11.	Each user payload that	3.2.1	Yes	shall be accompanied by a unicast

Page 57Issue:Public DistributionDate:8/5/2000Type:SpecificationVersion:1.0

	is destined for a single traffic manager			Destination Address, which consists of a 12-bit Traffic Manager number indicates the final destination of the payload.
12.	The switch fabric	3.2.1	Yes 🗌	shall translate the Destination Address into a route through to the destination traffic manager.
13.	All fabrics and all TMs	3.2.1	Yes 🗌	Shall support the unicast frame type.
14.	Each CSIX-L1 component	3.5.2	Yes 🗌	shall continuously maintain all flow control state information.
15.	The class field	3.5.4	Yes 🗌	shall be used to indicate multicast queue number for Multicast ID and Multicast Mask.
16.	The class field	3.5.4	Yes 🗌	shall be orthogonal to bitmask and Ids.
17.	CSIX-L1 shall utilize a nx32-bit data path,	4	Yes 🗌	where n=1, 2, 3 or 4.
18.	The switch fabric	4.1.1	Yes 🗌	shall present data to the traffic manager via the vector TxData.
19.	The switch fabric	4.1.2	Yes 🗌	shall present data parity to the traffic manager via the vector TxPar (horizontal parity).
20.	The switch fabric	4.1.3	Yes 🗌	shall provide data transfer/synchronization clock(s) to the traffic manager for synchronizing transfers on TxData.
21.	When more than one TxSOF signal is required, all TxSOF signals	4.1.4	Yes	shall have identical values during each TxClk cycle.
22.	TxSOF	4.1.4.1	Yes 🗌	shall be asserted during the first transfer cycle of each CFrame
23.	Sequential TxSOFs shall be separated by at least	4.1.4.1	Yes	One tick.
24.	The traffic manager	4.1.5	Yes 🗌	shall present data to the switch fabric via the vector RxData.
25.	The traffic manager	4.1.6	Yes	shall present data parity to the switch fabric via the vector RxPar

Page 58

				(horizontal Parity).
26.	The traffic manager	4.1.7	Yes 🗌	shall provide data transfer/synchronization clock(s) to the switch fabric for synchronizing transfers on RxData.
27.	When multiple RxSOF signals are required, they	4.1.8.1	Yes 🗌	shall have identical values during each RxClk cycle.
28.	RxSOF	4.1.8.1	Yes 🗌	shall be asserted during the first transfer cycle of each CFrame.
29.	Sequential RxSOFs shall be separated by at least	4.1.8.1	Yes 🗌	One tick.
30.	If the payload does not provide sufficient space for the vertical parity field in the last CWord,	5	Yes 🗌	a new CWord shall be added and the vertical parity bytes will appear in the least significant bits of the added word
31.	For idle CFrames, the payload length field shall be set to	5.2.3	Yes 🗌	"0."
32.	The speed field (at least the most significant bit)	5.9.1.1. 6	Yes 🗌	shall be generated and processed for all entry types.
33.	All implementations shall be capable of	5.9.1.1. 6		distinguishing and responding to speed field values "1111" and "0000"
34.	The width of the receive and transmit paths	5	Yes 🗌	shall be the same.
35.	A device receiving the pause	6.5	Yes 🗌	shall complete the current frame and shall not resume transmission of CFrames until a ready bit is received asserted indicating a resume.
36.	When a parity error (horizontal or vertical) is detected on the CFrame,	6.8	Yes	ready bits from the CFrame shall be ignored and the device shall interpret them as not ready. This means that the device which detects the parity error(s) stops sending further data or control CFrames until it receives the next CFrame without any errors and corrects the state of

Page 59	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

				the ready bits.
37.	If a device encounters an unexpected SOF	6.9	Yes	it shall ignore the previous data and commence processing the CFrame signaled by the new SOF.
38.	Devices with LVCMOS signaling	7.1	Yes 🗌	shall be in a separate class due to different IO characteristics from HTSL.

Page 60	Issue:	Public Distribution	Date:	8/5/2000
	Type:	Specification	Version:	1.0

1	Appendix A: Set-up/hold timing margin calculations
2	A.1 AC_Class0
3	<i>t</i> src_period = <i>t</i> dst_period = 6ns (166 MHz)
4	
5	<i>t</i> src_data_valid (source data valid from source clock rising edge)
6	0.3ns Min, 2.0ns Max
7	
8	<i>t</i> dst_setup (dest data setup to dest rising edge)
9	1.5ns Min
10	
11	<i>t</i> dst_hold (dest data hold to dest rising edge)
12	0.0ns Min
13	
14	board_skew (data and clock on source synchronous path on board)
15	
16	Setup Margin = <i>t</i> dst_period - <i>t</i> src_data_valid(Max) - <i>t</i> dst_setup - board_skew
17	= 6ns – 2ns – 1.5ns - board_skew
18	= 1.5ns - board_skew
19	
20	i.e. Assuming the perfect board distribution, the spec implies 1.5ns of setup margin
21	
22	Hold Margin = <i>t</i> src_data_valid(Min) - <i>t</i> dst_hold - board_skew
23	= 0.5ns – 0ns – board_skew
24	= 0.5ns - board_skew
25	
26	i.e. Assuming the perfect board distribution, the spec implies 0.5ns of hold margin
27	
28	A.2 AC_Class1
29	<i>t</i> src_period = <i>t</i> dst_period = 6ns (166 MHz)
30	
31	tsrc_data_valid (source data valid from source clock rising edge)
32	0.3ns Min, 3.0ns Max
33	

	Page 61	Issue:	Public Distribution	Date:	8/5/2000
		Туре:	Specification	Version:	1.0
4	tdat actum	(dest dete setu	n to doot vising odgo)		
ן נ	tast_setup	(dest data setu Dec Min	p to dest rising edge)		
2 2	2.0				
4	<i>t</i> dst hold (lest data hold t	o dest rising edge)		
5	0.0	Ons Min	o door honing ougo)		
6					
7	board_skev	w (data and cloo	ck on source synchrond	ous path on t	board)
8		·		·	
9	Setup Marg	jin = t dst_perio	d - <i>t</i> src_data_valid(Max	:) - <i>t</i> dst_setu	p - board_skew
10		= 6ns – 3ns	s – 2ns - board_skew		
11		= 1ns - boa	ard_skew		
12					
13	i.e. Assumi	ng the perfect l	poard distribution, the s	pec implies	Ins of setup margin
14					
15	Hold Margi	n = <i>t</i> src_data_v	/alid(Min) - <i>t</i> dst_hold - b	oard_skew	
16		= 0.3ns - 0	ns – board_skew		
17		= 0.3ns - b	oard_skew		
18					
19	i.e. Assumi	ng the perfect l	board distribution, the s	pec implies (0.3ns of hold margin
20					
21	A.3 AC_Class	2			
22					
23	<i>t</i> src_period	= <i>t</i> dst_period =	= 4ns (250 MHz)		
24		,			
25	<i>t</i> src_data_v	/alid (source da	ata valid from source cl	ock rising ec	lge)
26	0.	.3ns Min, 1.8ns	s Max		
27	4 dat aatu-	(doot dote cotty	n to doot vising adas)		
28		(dest data setu Eng Min	p to dest hsing edge)		
20 29	1.3	ווווא פווכ			
30	tdet hold (test data hold t	o dest rising edge)		
32		Ons Min	o acornoning eager		
33	0.1				

_	Page 62	Issue:	Public Distribution	Date:	8/5/2000
		Type:	Specification	Version:	1.0
-					
1	board_skew (dat	a and clo	ck on source synchrono	us path on t	board)
2					
3	Setup Margin = a	tdst_perio	d - <i>t</i> src_data_valid(Max) - <i>t</i> dst_setu	p -board_skew
4	=	4ns – 1.8	ons – 1.5ns - board_ske	w	
5	=	0.7ns - b	oard_skew		
6					
7	i.e. Assuming the	e perfect k	poard distribution, the sp	pec implies (0.7ns of setup margin
8					
9	Hold Margin = <i>t</i> s	rc_data_v	alid(Min) - <i>t</i> dst_hold - b	oard_skew	
10	=	0.3ns – 0	ns - board_skew		
11	=	0.3ns - b	oard_skew		
12					
13	i.e. Assuming the	e perfect k	poard distribution, the sp	pec implies (0.3ns of hold margin

1 Appendix B: Example System Requirement for Pause/Resume

- 2 Consider a system integration where the fabric has a maximum CFrame size of 74 bytes, the
- 3 CSIX-L1 interface is 32-bits wide, and the interface clock is 150 MHz.
- 4 The CSIX-L1 response specification is calculated as follows (Assuming the C factor is 32 ticks):
- 5 --L= ceiling(74/4) = 19 ticks
- 6 --n=32+19=51 ticks: Response time specification
- 7 Therefore the maximum response time = 6.66 ns * 51 ticks = 340 ns.
- 8 To get an approximate sizing of the link level Receive buffers, the following analysis can be 9 done for our example system.
- 10
- 11 The RxBuffer needs a minimum delta between congestion threshold and the buffer size of (3L +

12 C) ticks * bus width

- 13 -- L within congested component to get ready field into header
- 14 -- L within other component to error check frame with ready field
- 15 -- C to get to Tx Logic of other component
- 16 -- L to transmit current frame before the next frame can be stopped
- The delta between congestion threshold and per link level queue for our example system can
 be calculated to be 3*19+32=89 ticks * 32 bits = 2.8 Kbits.
- 19 With 2-ready bits, and 2 separate link level queues needed, the summed delta is 5.6 Kbits. If
- 20 the queues were dimensioned to be say twice the size of the delta between congestion
- 21 threshold and max buffer size the link level buffers would need to be 11.2 Kbits in size.