# 

# Energy Efficiency in Al Applications – Making Sense of Multiple Requirements



Jeff Hutchins / Ranovus
OIF PLL WG EEI Vice Chair

Wednesday 01 October 2025

# Accelerating Market Adoption of Optical Networking Technologies

160+ Member Companies





Member Driven Global Organization

#### **COHERENT OPTICAL**



**Multi-Vendor Interoperability in Client Form Factors** 

#### 1600ZR+

• <1000km Multi-Span Coherent DWDM

#### 1600ZR, 800ZR, 400ZR

•>80km Coherent DWDM

#### 1600LR, 800LR

• <10km Coherent Point-to-Point

#### **ELECTRO-OPTICAL**



Energy Efficient Interfaces (EEI) -Low Latency/ Optimized Energy Interfaces for AI/ML

- Compute Optics Interface (COI)
- Retimed Tx, Linear Rx (RTLR)
- External Laser Sources (ELSFP)
- Co-Packaged Modules (3.2T)

#### Common Electrical I/O (CEI)

- High-Speed Building Blocks
- 448G, 224G, 112G, 56G, 28G
- LR, MR, VSR, XSR+, XSR, MCM, Linear
- Protocol Agnostic Link Training




Identifies Industry Needs and Gaps





**Publishes Implementation** Agreements (specifications) (100+), Requirements and White Papers





Advances industry consensus via workshops, webinars, etc.



#### **MANAGEMENT**



#### **Common Management Interface Specification (CMIS)**

- Single Solution Ranging From Copper to Coherent
- Simplified Bring up Between Host and Module
- Supports Standard and Custom Interfaces

#### **Transport SDN APIs**

Automation, Programmability

#### **Enhanced Network Operations**

- Artificial Intelligence
- Digital Twin
- DC Storage and Optical Multi-Layer Coordination

### **PROTOCOL**



Flex Ethernet (FlexE)


• 800 Gb/s Ethernet PHY support

For more information, visit www.oiforum.com



# **RANOVUS**®

# Links in an Al Compute Pod




There are broadly 5 types of links used in an AI Compute Pod






# Al Compute aggregates Pods with Scale-out links








# **Al Compute Requirements**





Key requirements from hyperscalers are summarized in the table

We will focus on the requirements for link types 3 & 4


Parameter	3: COI: Scale-up Compute - Local	4: Scale-out Compute - Network	5: Front-end Compute Servers
Scale	Local	10's of racks	Data center
Reach [m]	~ 20	~ 100	~ 1000
ASIC BW Edge Escape Density [Tbs/mm] (Tx + Rx)/(edge width)	> 2.0	> 2.0	Std Ethernet
Transceiver Latency (Tx + Rx) [ns]	latency-A: < 5 latency-B: < 100	latency-A: < 60 latency-B: <100	< 100
Energy Utilization [pJ/b] (Tx + Rx with lasers)	EU-A: < 4 EU-B: < 12	EU-A: < 10 EU-B: < 12	< 12
Reliability (link errors)	very high	high	same as std Ethernet
Reliability (hw failures)	inside: very high front panel: high	inside: very high front panel: high	same as std Ethernet





# What reaches are needed?

Parameter	3: COI: Scale-up	4: Scale-out	5: Front-end
	Compute - Local	Compute - Network	Compute Servers
Scale	Local	10's of racks	Data center
Reach [m]	~ 20	~ 100	~ 1000









# Latency

Parameter	3: COI: Scale-up	4: Scale-out	5: Front-end
	Compute - Local	Compute - Network	Compute Servers
Transceiver Latency (Tx + Rx) [ns]	latency-A: < 5	latency-A: < 60	<100
	latency-B: < 100	latency-B: <100	< 100

# Very simplified scale-up example using CBFC (credit-based flow control)



ECOC25 Market Focus: Energy Efficiency in AI Applications



Job partitioned into tiles assigned to accelerators (exchanging large blocks of data)

## **Hypothetical example:**

2 Flits received in the time for 3 transmissions Effectively ~ 66% of maximum transmission rate due to received Flits with uncorrectable errors

Minimizing tail latency coupled with low BER improves effective link bandwidth



# Reliability

Parameter	3: COI: Scale-up	4: Scale-out	5: Front-end	
	Compute - Local	Compute - Network	Compute Servers	
Reliability (link	nk errors)	very high	high	same as std Ethernet
Reliability (hw failures)	inside: very high	inside: very high	same as std Ethernet	
	front panel: high	front panel: high	Same as stu Eulernet	

### **Link Reliability**

► Al architectures requires higher reliability

As failures (BER) can reduce the effective

link bandwidth reducing compute

performance

# **Hardware Reliability**

- ► Al architectures requires higher reliability

  As work may be paused while awaiting repair
- ► Transceivers located behind the front panel are more difficult to replace and therefore need even higher reliability


Replacing the longer copper links with optics enables larger Pods
But requires improved reliability over the typical optical transceiver





# **ASIC Escape Bandwidth Edge Density**

Parameter	3: COI: Scale-up	4: Scale-out	5: Front-end
	Compute - Local	Compute - Network	Compute Servers
ASIC BW Edge Escape Density [Tbs/mm] (Tx + Rx)/(edge width)	> 2.0	> 2.0	Std Ethernet




The "edge density" requirement comes from matching the transceiver density to the electrical interface density at the ASIC


Typically, this results in lower power due to the shortened electrical channels which avoids electrical fanout



# **Energy Utilization**

Parameter	3: COI: Scale-up	4: Scale-out	5: Front-end
	Compute - Local	Compute - Network	Compute Servers
Energy Utilization [pJ/b]	EU-A: < 4	EU-A: < 10	<12
(Tx + Rx with lasers)	EU-B: < 12	EU-B: < 12	<b>\12</b>








# **Energy Utilization and Edge Density**

# **Visualizing the Tradeoffs**

Mapping technologies against the requirements:

- Energy Utilization
- ASIC Escape Bandwidth Edge Density





# **Summary**

The next generation of AI Compute will need larger Pods

Optical links can enable these larger Pods

The OIF is working with its members from across the eco-system to find the best solutions among the various trade-offs while balancing scalability and manufacturability:

- CPO vs CPC
- Minimizing latency
- Lower energy utilization
- Improved hardware and link reliability

Come see the OIF's Energy Efficient Interfaces (EEI) demos at C3425





# Thank-you



