

**Implementation Agreement for Coherent CMIS****IA OIF-C-CMIS-01.2****March 21, 2022**

Implementation Agreement created and approved  
OIF  
[www.oiforum.com](http://www.oiforum.com)



The OIF is an international non profit organization with over 100 member companies, including the world's leading carriers and vendors. Being an industry group uniting representatives of the data and optical worlds, OIF's purpose is to accelerate the deployment of interoperable, cost-effective and robust optical internetworks and their associated technologies. Optical internetworks are data networks composed of routers and data switches interconnected by optical networking elements.

With the goal of promoting worldwide compatibility of optical internetworking products, the OIF actively supports and extends the work of national and international standards bodies. Working relationships or formal liaisons have been established with CFP-MSA, COBO, EA, ETSI NFV, IEEE 802.3, IETF, INCITS T11, ITU SG-15, MEF, ONF.

For additional information contact:  
OIF  
5177 Brandin Ct, Fremont, CA 94538  
510-492-4040 □ [info@oiforum.com](mailto:info@oiforum.com)  
[www.oiforum.com](http://www.oiforum.com)

**Working Group: Physical and Link Layer (PLL) Working Group****TITLE: Implementation Agreement for Coherent Module Management Interface Spec**

<b>SOURCE:</b>	<b>TECHNICAL EDITOR</b>	<b>PLL WORKING GROUP CHAIR</b>
Ian Alderdice		David R. Stauffer, Ph.D.
Ciena		Kandou Bus, SA
385 Terry Fox Drive		QI-I
Ottawa, ON K2K 0L1, Canada		1015 Lausanne, Switzerland
Phone: +1-613-670-2523		Phone: +1.802.316.0808
Email: <a href="mailto:ialderdi@ciena.com">ialderdi@ciena.com</a>		Email: <a href="mailto:david@kandou.com">david@kandou.com</a>

**PLL WORKING GROUP – Management Co-VICE CHAIRs**

Ian Alderdice	Gary Nicholl
Ciena	Cisco Systems
385 Terry Fox Drive	3000 Innovation Drive
Ottawa, ON K2K 0L1, Canada	Ottawa, ON K2K 3J9, Canada
Phone: +1-613-670-2523	Phone: +1-613-254-3535
Email: <a href="mailto:ialderdi@ciena.com">ialderdi@ciena.com</a>	Email: <a href="mailto:gnicholl@cisco.com">gnicholl@cisco.com</a>

**ABSTRACT:** Implementation Agreement created by the Optical Internetworking Forum for the MIS of Coherent Modules. The first module to use this MIS is based on the 400ZR spec and the first release of this document will be focused on 400ZR. The project start was approved at the Q2 Technical Meeting, April 2013 (Albuquerque, USA).

---

---

**Notice:** This Technical Document has been created by the Optical Internetworking Forum (OIF). This document is offered to the OIF Membership solely as a basis for agreement and is not a binding proposal on the companies listed as resources above. The OIF reserves the rights to at any time to add, amend, or withdraw statements contained herein. Nothing in this document is in any way binding on the OIF or any of its members.

The user's attention is called to the possibility that implementation of the OIF implementation agreement contained herein may require the use of inventions covered by the patent rights held by third parties. By publication of this OIF implementation agreement, the OIF makes no representation or warranty whatsoever, whether expressed or implied, that implementation of the specification will not infringe any third party rights, nor does the OIF make any representation or warranty whatsoever, whether expressed or implied, with respect to any claim that has been or may be asserted by any third party, the validity of any patent rights related to any such claim, or the extent to which a license to use any such rights may or may not be available or the terms hereof.

Copyright © 2019 Optical Internetworking Forum

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published and distributed, in whole or in part, without restriction other than the following, (1) the above copyright notice and this paragraph must be included on all such copies and derivative works, and (2) this document itself may not be modified in any way, such as by removing the copyright notice or references to the OIF, except as needed for the purpose of developing OIF Implementation Agreements.

By downloading, copying, or using this document in any manner, the user consents to the terms and conditions of this notice. Unless the terms and conditions of this notice are breached by the user, the limited permissions granted above are perpetual and will not be revoked by the OIF or its successors or assigns.

This document and the information contained herein is provided on an "AS IS" basis and THE OIF DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY WARRANTY THAT THE USE OF THE INFORMATION HEREIN WILL NOT INFRINGE ANY RIGHTS OR ANY IMPLIED WARRANTIES OF MERCHANTABILITY, TITLE OR FITNESS FOR A PARTICULAR PURPOSE.

## 1 Table of Contents

1	Table of Contents.....	4
2	List of Figures .....	5
3	List of Tables .....	5
4	Document Revision History.....	6
5	Introduction.....	8
5.1	Scope.....	8
Memory Page Structure.....	8	
5.2	.....	8
5.3	Terminology Mapping (C-CMIS versus CMIS and 400ZR) .....	9
5.4	Register Nomenclature: .....	10
6	Implementation Notes.....	12
6.1	400ZR implementation notes.....	12
7	Coherent Extensions to CMIS .....	14
7.1	PM Interval.....	14
7.2	Flag Conformance .....	14
7.3	Versatile Diagnostics Monitor (VDM) Extensions .....	14
7.4	Media Interface registers.....	16
7.5	Host Interface registers.....	25
7.6	Coherent Module Capabilities Advertisement.....	30
8	Reference Documents.....	38
8.1	Normative References .....	38
8.2	Informational References .....	38
9	Appendix A: Glossary .....	38
10	Appendix B: Open Issues / Current Work Items .....	39
11	Appendix C: List of Companies Belonging to OIF when Document is Approved.....	39

## 2 List of Figures

NO TABLE OF FIGURES ENTRIES FOUND.

## 3 List of Tables

TABLE 1: IA DOCUMENT REVISION HISTORY .....	6
TABLE 2: MEMORY PAGE STRUCTURE .....	8
TABLE 3: REGISTER DATA NOTATION.....	10
TABLE 4 - REGISTER NOTATION EXAMPLE .....	11
TABLE 5 CMIS APPLICATION ADVERTISEMENT FOR 400ZR .....	12
TABLE 6: LOOPBACK MAPPING TO CMIS .....	12
TABLE 7 COHERENT LANE SPECIFIC FLAG CONFORMANCE.....	14
TABLE 8: IDENTIFIERS FOR COHERENT MONITORS .....	15
TABLE 9: MEDIA INTERFACE REGISTERS .....	16
TABLE 10: MEDIA LANE CONFIGURABLE THRESHOLDS (PAGE 30H) .....	17
TABLE 11: MEDIA LANE PROVISIONING (PAGE 31H) .....	18
TABLE 12: MEDIA LANE FLAG MASKS (PAGE 32H) .....	19
TABLE 13: MEDIA LANE FLAGS AND STATUS (PAGE 33H).....	20
TABLE 14: MEDIA LANE FEC PERFORMANCE MONITORING (PAGE 34H) .....	21
TABLE 15: MEDIA LANE LINK PERFORMANCE MONITORING (PAGE 35H) .....	22
TABLE 16: HOST INTERFACE REGISTERS .....	25
TABLE 17: DATA PATH HOST INTERFACE CONFIGURATION (PAGE 38H) .....	26
TABLE 18: DATA PATH HOST INTERFACE PERFORMANCE MONITORING (PAGE 3AH).....	27
TABLE 19: DATA PATH HOST INTERFACE FLAGS AND MASKS (PAGE 3BH) .....	28
TABLE 20: COHERENT MODULE CAPABILITIES ADVERTISEMENT .....	30
TABLE 21: RX SIGNAL POWER ADVERTISEMENT AND RANGES FOR CONFIGURABLE THRESHOLDS (PAGE 41H) .....	30
TABLE 22: PERFORMANCE MONITORING ADVERTISEMENT (PAGE 42H).....	32
TABLE 23: MEDIA LANE PROVISIONING ADVERTISEMENT (PAGE 43H).....	36
TABLE 24: ALARM ADVERTISEMENT (PAGE 44H).....	36
TABLE 25: GLOSSARY .....	39

## 4 Document Revision History

**Working Group:** Physical and Link Layer Working Group

---

<b>SOURCE:</b>	<b>TECHNICAL EDITOR</b>	<b>PLL WORKING GROUP CHAIR</b>
	Ian Alderdice Ciena 385 Terry Fox Drive Ottawa, ON K2K 0L1, Canada Phone: +1-613-670-2523 Email: <a href="mailto:ialderdi@ciena.com">ialderdi@ciena.com</a>	David R. Stauffer, Ph.D. Kandou Bus, SA QI-I 1015 Lausanne, Switzerland Phone: +1.802.316.0808 Email: <a href="mailto:david@kandou.com">david@kandou.com</a>

---

**DATE:** March 21, 2022

---

Document	Date	Revisions/Comments
OIF-C-CMIS-01.0	Jan 14 <sup>th</sup> 2020	Initial document release
OIF-C-CMIS-01.1	June 10 <sup>th</sup> 2020	Minor update to update link to 400ZR IA and IC-TROSA
OIF-C-CMIS-01.2	March 21 <sup>st</sup> 2022	This version was voted on as V2.0 but the nature of the changes did not warrant a major up version. Updates from maintenance comments, additions of new VDMs, additions of new flags, addition of page 43h for provisioning advertising, addition of page 44h for flag advertising

Table 1: IA Document Revision History

Rev 1.2

Revision 1.2 made the following updates.

- General – add custom registers to all pages at the end of the page
- Section 5.2 – remove the memory map diagram and replace it with a table that provides page details and describes banking for each page.
- Section 5.3 – add text to clarify that alarm direction is normalized to the module.
- Section 7.1 – clarify that the freeze mechanism is described in the VDM section of CMIS
- Section 7.3.1
  - Updated type 137 from SOPMD to SOPMD – high granularity
  - Added type 148 Clock recovery loop
  - Added type 149 SOPMD – low granularity
  - Removed note about multiple TECs, not applicable to C-CMIS
  - Added note1 to describe clock recovery loop
  - Added note2 to describe chromatic dispersion

- Section 7.4.2 – clarified the relationship between power threshold in page 02h (CMIS) vs page 30h (C-CMIS)
- Section 7.4 – added RxLOF and RxLOM masks flags to 32h:130 and 33:130
- Section 7.4.7 – adding text to clarify that it is CMIS fine interval
- Section 7.4.8
  - Updated SOPMD to HGSOPMD
  - Added Clock recovery loop registers
  - Added LGSOPMD registers
- Section 7.5 - updated flag direction of all host alarms. Rx = media to host and Tx = host to media
- Section 7.5.1 – correct page for host FED alarm bit
- Section 7.5.3 – added FlexE and PCS layer flags and masks
- Section 7.6.2
  - Updated SOPMD to HGSOPMD
  - Added Clock recovery loop registers
  - Added LGSOPMD registers
- Section 7.6.3 – added IfInsertionOnLdEnableImpl
- Section 7.6.4 – added page 44h for alarm implemented
- Section 9 – updated Glossary

## 5 Introduction

### 5.1 Scope

This Implementation Agreement extends the Common Management Interface Specification [CMIS] to allow management of digital coherent optics (DCO) modules. This Implementation Agreement will be referred to as Coherent CMIS or C-CMIS and is used in conjunction with [CMIS].

Coherent CMIS defines additional management registers, messages (CDB), and monitors (VDM), together with new functionality, mechanisms, or behaviors, as needed. The relevant address spaces or name spaces have been reserved "for coherent" in [CMIS].

The initial release of C-CMIS covers 400ZR modules [400ZR IA] only, which support a single data path with eight-lane host interface for a 400GBASE-R PCS signal and a single-lane 400G coherent media interface (with a new signal format called 400ZR). However, the C-CMIS scope is expected to be extended to other types of DCO modules in the future.

NOTE – C-CMIS deliberately defines some host side registers which are expected to be used in DCO modules only (Section 0

Host Interface registers).

### 5.2 Memory Page Structure

The following table lists the pages described in this document. The baseline specification pages used to manage a module are defined in [CMIS].

**Table 2: Memory Page Structure**

Page Number	Page Description	Notes
30h	Media Lane Configurable Thresholds	Media Lane Banking
31h	Media Lane Provisioning	Media Lane Banking
32h	Media Lane Flag Masks	Media Lane Banking
33h	Media Lane Flags and Status	Media Lane Banking
34h	Media Lane FEC Performance Monitoring	Media Lane Banking
35h	Media Lane Link Performance Monitoring	Media Lane Banking
36-37h	Reserved	
38h	Data Path Host Interface Configuration	Host Lane Banking

<b>39h</b>	Reserved Data Path Interface Future Use	
<b>3Ah</b>	Data Path Host Interface Performance Monitoring	Host Lane Banking
<b>3Bh</b>	Data Path Host Interface Flags and Masks	Host Lane Banking
<b>3C-3Fh</b>	Reserved	
<b>40h</b>	Reserved for Applications Advertisement	
<b>41h</b>	Rx Signal Power Advertisement and Ranges for Configurable Thresholds	
<b>42h</b>	Performance Monitoring Advertisement	
<b>43h</b>	Media Lane Provisioning Advertisement	
<b>44h</b>	Alarm Advertisement	
<b>45h – 4Fh</b>	Reserved	

Note 1: Media Lane Banking means 1 bank per media lane.

Note 2: Host Lane Banking means banked per data path, Bank Index is the host lane id of the lowest host lane in the data path.

### 5.3 Terminology Mapping (C-CMIS versus CMIS and 400ZR)

CMIS describes the function of a module with the concept of data paths carrying applications. In this model, a 400ZR module implements a single data path with eight host lanes and one media lane. This 400ZR data path can carry one of two possible applications. These 400ZR applications are referred to a “DWDM, noise limited” and “Single-Channel, loss limited”, respectively.

The CMIS register model is based on individual electrical host lanes and media lanes, with data path related attributes replicated on all lanes. However, in the context of Coherent CMIS, it is more appropriate to move away from the physical lane view and instead refer to the transported useful 400GBASE-R multi-lane signal as a whole. At the same time the replication of data path related attributes across the physical lanes of the data path are avoided in the C-CMIS registers.

The 400ZR line side interface is considered to use a single media lane (wavelength), so Coherent CMIS will continue to refer to the network side related registers as media lane registers.

The 400ZR host side interface of a 400ZR application is 400GAUI-8, an eight-lane electrical interface which is an example of a multi-lane interface. All registers pertaining to processing the

entire client signal carried over this multi lane interfaces are referred to as host interface registers (there is no duplication of these registers for individual lanes).

To prepare for future modules possibly providing more than one data path, strictly we need to distinguish a module's host interface and media interface from the host interface and media interface of an individual data path.

To simplify the language and because of its data path centric view, C-CMIS uses the term host interface and media interface always in relation to a data path. If (rarely) the module view is needed, we use the prefixed terms module host interface and module media interface. The direction of alarms and PMs is normalized to the module view. All Tx alarms/PMs are in the host to media direction and all Rx alarms/PMs are in media to host direction.

#### 5.4 Register Nomenclature:

##### 5.4.1 Register Names

The register naming convention is camelback. The names are unique within the table.

##### 5.4.2 Register Data Notation

When referring to register data types, the following data notation is used:

**Table 3: Register Data Notation**

Data Notation	Data Type
U8	Unsigned 8 bit register
U16	Unsigned 16 bit register
S16	Signed 16 bit register
U32	Unsigned 32 bit register
S32	Signed 32 bit register
U64	Unsigned 64 bit register
S64	Signed 64 bit register
F16	16 bit floating point register
F32	32 bit floating point register

##### 5.4.3 Register Address Notation

When referring to certain registers, bits, or fields using the following address notation is used:

```
<reference>    :=  [ <bank-range>: [ <page-range>: ] ] <byte-range> [.<bit-or-field>]
<bank-range>   :=  [<bank>-]<bank>
<page-range>   :=  [<page>-]<page>
<bit-or-field>  :=  <bit>[-<bit>]
<bit>           :=  "single digit decimal"   (0 ... 7)
```

<byte> := "decimal" (0 ... 255)  
<page> := "hexadecimal" (00h ... FFh)  
<bank> := "decimal" (0 ... 255)

Example notation	Description of displayed register	Description of Register
1h:30h:128-129	Any valid bank, page 30h bytes 128-129	Lane 2 Rx Channel Power Monitor
85	Lower memory 0, Byte 85	Module Type advertising code
04h:128.2-1	Page 04h, Byte 128, Bits 2 and 1	12.5 and 6.25 GHz grid supported
1:30h:146.1	Bank 1 page 30h, Byte 146, bit 1	Lane 2 Rx Power Monitor Type

**Table 4 - Register notation Example**

## **6 Implementation Notes**

### **6.1 400ZR implementation notes**

This section specifies how certain CMIS features shall be used by 400ZR modules.

#### **6.1.1 400ZR CMIS Module Application Advertisement**

CMIS requires pluggable modules to identify supported application in the Application Advertising tables 00h:85-117 and 01h:176.

A 400ZR module advertises its default application code in 00h:85-89 and 01h:176 as illustrated in Table 5.

A dual mode 400ZR module will have to advertise both applications.

**Table 5 CMIS Application Advertisement for 400ZR**

Byte	Bits	ApSel Code	Name	Value	Description
85	7-0	N/A	Module Type Encoding	02h	Optical Interface: SMF
86	7-0	0001b	Host Electrical Interface Code	11h	400GAUI-8 C2M
87	7-0		Module Media Interface Code	see Note 1 below	
88	7-4		Host Lane Count	1000b	8 host electrical lanes
	3-0		Media Lane Count	0001b	1 media lane
89	7-0		Host Lane Assignment Options	01h	Permissible first host lane number for Application: lane 1
01h:176	7-0		Media Lane Assignment Options	01h	Permissible first media lane number for Application: lane 1

Note 1: Module Media Interface Codes are generally defined in SFF-8024. Two codes are defined for the 400ZR application: 3Eh (400ZR, DWDM amplified) and 3Fh (400ZR, single wavelength unamplified).

#### **6.1.2 400ZR Loopback Implementation**

Generic register-based management of 400ZR loopbacks shall be possible via the existing CMIS registers. Note that CMIS allows to manage only four loopbacks while a 400ZR module actually provides a set of six loopbacks.

Table 6: Loopback Mapping to CMIS describes the six 400ZR loopbacks and their possible mapping to the four CMIS controls, including the default mapping. Vendors can choose a non-default set of 4 loopbacks and they must clearly document what they have selected. If a vendor chooses to implement the Modem Rx loopback, they can use it as the Media Side Input or as the Host Side Output loopback. If a vendor chooses to implement the Modem Tx loopback, they can use it as the Host Side Input or as the Media Side Output loopback.

**Table 6: Loopback Mapping to CMIS**

<b>400 ZR Loopback Name</b>	<b>CMIS Loopback</b>	<b>Default</b>	<b>Description</b>
Media Side Rx Loopback	Media Side Input	Y	Loopback in DSP. After polarity split and symbol de-interleave -> Grey mapper, symbol Interleave. Network loop timed.
Modem Rx Loopback	Media Side Input or Host Side Output	N	Loopback after GMP De-mapping -> GMP mapping. Data retransmitted relative to local clock.
Host Side Rx Loopback	Host Side Output	Y	Loopback after distribution/interleaving block on host ingress path, and before lane reorder and interleave
Host Side Tx Loopback	Host Side Input	Y	Loopback after Alignment lock and lane Deskew -> PMA sublayer. Host loop timed.
Modem Tx Loopback	Host Side Input or Media Side Output	N	Loopback after GMP mapping -> GMP Demapping. Data re-transmitted relative to local clock
Media Side Tx Loopback	Media Side Output	Y	Loopback after TX DSP processing blocks and before RX DSP processing blocks

## 7 Coherent Extensions to CMIS

This chapter defines the extensions to CMIS referred to as C-CMIS.

### 7.1 PM Interval

The PM interval is defined by the host. The host uses the PM freeze mechanism that is defined in the VDM section of [CMIS] in page 2Fh:144-145. The basic update period for VDM monitors is defined as one second. Unfrozen VDM monitors should be updated at least once per second.

### 7.2 Flag Conformance

Table 7 Coherent Lane Specific Flag Conformance describes the flag conformance for all lane-specific flags, per data path state. In data path states where a flag is indicated as 'Not Allowed', the module shall not set the associated flag bit while the data path is in that state. The flag conformance shown in Table 7 Coherent Lane Specific Flag Conformance is applicable to High Alarm, Low Alarm, High Warning and Low Warning for each listed VDM Coherent Identifier and other coherent flags.

DataPath Deactivated	DataPath Initialized	DataPathInit	DataPathDeinit	DataPath Activated	DataPath TxTurnOn	DataPath TxTurnOff
Not Allowed	Allowed	Not Allowed	Not Allowed	Allowed	Allowed	Allowed

**Table 7 Coherent Lane Specific Flag Conformance**

### 7.3 Versatile Diagnostics Monitor (VDM) Extensions

The VDM functionality and some basic VDM monitors are defined in CMIS. Each VDM monitor has an associated numerical identifier, and the identifiers for C-CMIS defined monitors are defined in Table 8: Identifiers for Coherent Monitors (taking values from a range reserved for C-CMIS). All VDM parameters are optional.

Note: If there is agreement on the flag conformance shown in Table 8: Identifiers for Coherent Monitors, the table could be replaced with a statement on which States the conformance is Allowed or Not Allowed since the VDM Coherent Identifiers share the same flag conformance.

- the module shall update the register values of VDM real-time (current value) monitors every second.

- the module shall update the register values of VDM statistics (min, max, average) monitors every second, unless the host has requested to freeze statistics registers via the CMIS FreezeRequest bit 2Fh:144.7 (see [CMIS] for a description of the freeze mechanism and its usage).

### 7.3.1 Data Path Monitors

Unless specified differently, the VDM monitors for a DCO are all associated with a data path. Therefore, the lane or data path identifier (bits 3-0 of the MSB of VDM Configuration Registers in pages 20h-23h) of those VDM monitors shall indicate the first lane of the relevant data path.

**Table 8: Identifiers for Coherent Monitors**

Identifier	Description	Data Type	LSB Scaling	Unit
128	Modulator Bias X/I	U16	100/65,535	%
129	Modulator Bias X/Q	U16	100/65,535	%
130	Modulator Bias Y/I	U16	100/65,535	%
131	Modulator Bias Y/Q	U16	100/65,535	%
132	Modulator Bias X_Phase	U16	100/65,535	%
133	Modulator Bias Y_Phase	U16	100/65,535	%
134	CD – high granularity, short link: Note2	S16	1	Ps/nm
135	CD – low granularity, long link: Note2	S16	20	Ps/nm
136	DGD	U16	0.01	Ps
137	SOPMD – high granularity	U16	0.01	Ps^2
138	PDL	U16	0.1	dB
139	OSNR	U16	0.1	dB
140	eSNR	U16	0.1	dB
141	CFO	S16	1	MHz
142	EVM_modem	U16	100/65,535	%
143	Tx Power	S16	0.01	dBm
144	Rx Total Power	S16	0.01	dBm
145	Rx Signal Power	S16	0.01	dBm
146	SOP ROC	U16	1	krad/s
147	MER	U16	0.1	dB
148	Clock recovery loop: Note1	S16	100/32,767	%
149	SOPMD – low granularity	U16	1	Ps^2

Note1: The clock recovery control loop monitor range will be -100 to 100% with nominal at 0%. Defect thresholds are set by the vendor to indicate that operation is outside of the normal range and traffic impact may be imminent. It is understood that the monitor value is a vendor-specific best-effort metric without guaranteed semantics, except for being monotonic. Values reported by different modules are not comparable.

Note2: CD is a measured value of the Chromatic dispersion of the media side fiber as estimated from DSP compensation. For C-Band applications, as the fiber length increases, this estimated value is expected to increase.

## 7.4 Media Interface registers

Media interface registers are in banked pages with each bank referring to the media interface of a single media lane (wavelength). The bank index of a data path is the smallest index of the media lanes belonging to the data path.

**Table 9: Media Interface registers**

Page Number	Page Description	Notes
<b>30h</b>	Media Lane Configurable Thresholds	
<b>31h</b>	Media Lane Provisioning	
<b>32h</b>	Media Lane Flag Masks	
<b>33h</b>	Media Lane Flags and Status	
<b>34h</b>	Media Lane FEC Performance Monitoring	
<b>35h</b>	Media Lane Link Performance Monitoring	
<b>36-37h</b>	Reserved	

### 7.4.1 Media Lane Configurable Thresholds (page30h)

Page 30h is a banked page with each bank referring to the media interface of a single media lane (wavelength). The bank index of a data path is the smallest index of the media lanes belonging to the data path.

#### 7.4.2 Power related thresholds

Page 30h allows the host to configure optical receive power related thresholds, alarms or warnings flags, and masks. By default, the module uses thresholds advertised in page 02h, however, hosts can program their own thresholds in page 30h. The Page 30h thresholds should be used for VDM power flags and do not overwrite the Page 02h thresholds which have results displayed in Page 11h. These configured thresholds must be in the range advertised by the module on page 41h.

Hysteresis around the thresholds is left as an implementation detail.

#### 7.4.3 Link degradation feature

Page 30h allows to configure link degradation detection and reporting for two types of link degradations [400ZR IA]: FEC Detected Degrade (FDD) and FEC Excessive Degrade (FED).

Link degradation detection requires monitoring the pre-FEC BER over a performance monitoring interval, as described in detail in [400ZR IA].

When FDD reporting is enabled in 30h:168.0, the module compares the average BER computed over the PM interval against two thresholds: When the average BER exceeds the activate FDD BER threshold, FDD is asserted and the alarm bit 33h:132.0 (IRxFddPm) is set. When the average BER drops below the clear FDD BER threshold, FDD is deasserted and the alarm bit clears.

When FED is enabled in 30h:168.1, the module performs analogous operations using the FED thresholds and reports FED via alarm bit 33h:132.1 (IRxFedPm).

**Table 10: Media Lane Configurable Thresholds (Page 30h)**

Byte	Bits	Name	Description	Type
Power Alarm Thresholds				
128-129	15-0	totalPwrHiAlarmThresh	Configured threshold for Rx Total Power high alarm. S16 in increments of 0.01 dBm.	RW Opt.
130-131	15-0	totalPwrLoAlarmThresh	Configured threshold for Rx Total Power low alarm. S16 in increments of 0.01 dBm.	RW Opt.
132-133	15-0	totalPwrHiWarnThresh	Configured threshold for Rx Total Power high warning. S16 in increments of 0.01 dBm.	RW Opt.
134-135	15-0	totalPwrLoWarnThresh	Configured threshold for Rx Total Power low warning. S16 in increments of 0.01 dBm.	RW Opt.
136-137	15-0	sigPwrHiAlarmThresh	Configured threshold for Rx Signal Power high alarm. S16 in increments of 0.01 dBm.	RW Opt.
138-139	15-0	sigPwrLoAlarmThresh	Configured threshold for Rx Signal Power low alarm. S16 in increments of 0.01 dBm.	RW Opt.
140-141	15-0	sigPwrHiWarnThresh	Configured threshold for Rx Signal Power high warning. S16 in increments of 0.01 dBm.	RW Opt.
142-143	15-0	sigPwrLoWarnThresh	Configured threshold for Rx Signal Power low warning. S16 in increments of 0.01 dBm	RW Opt.
144	7-2	Reserved	Reserved	RO
	1	totalPwrUseCfgThresh	This bit selects between default and host configured thresholds for Rx total power monitor from the VDM identifier table. 0 = default 1= host configured	RW Opt.

	0	sigPwrUseCfgThresh	This bit selects between default and host configured thresholds for Rx signal power monitor from the VDM identifier table. 0 = default 1= host configured	RW Opt.
145 - 159	All	Reserved	Reserved	RO
Degrade Thresholds				
160-161	15-0	fddRaiseThresh	media Rx BER threshold for FEC Detected Degrade (FDD) to be set active. F16 BER floating point format	RW Opt.
162 - 163	15-0	fddClearThresh	media Rx BER threshold for FEC Detected Degrade (FDD) to clear. F16 BER floating point format	RW Opt.
164 - 165	15-0	fedRaiseThresh	media Rx BER threshold for FEC Excessive Degrade (FED) to be set active. F16 BER floating point format	RW Opt.
166 - 167	15-0	fedClearThresh	media Rx BER threshold for FEC Excessive Degrade (FED) to clear. F16 BER floating point format	RW Opt.
Degrade Feature Advertisement				
168	7-2	Reserved		RO
	1	fedEnable	enable for media Rx FEC Excessive Degrade (FED) monitoring feature.	RW Opt.
	0	fddEnable	enable for media Rx FEC Detected Degrade (FDD) monitoring feature	RW Opt.
169-247	All	Reserved		RO
248-255	All	Custom		

#### 7.4.4 Media Lane Provisioning (Page 31h)

Page 31h contains parameters for coherent provisioning. It is a banked page with each bank corresponding to a unique media lane.

**Table 11: Media Lane Provisioning (Page 31h)**

Byte	Bits	Name	Description	Type
128	7-2	Reserved	Reserved for future	RO
	1	lfInsertionOnLdEnable	Enable for insertion of LF on the detection of LD. Default is disabled.	RW Opt.
	0	txFilterEnable	Enable for Tx Transmit shape control	RW Opt.
129	7-0	txFilterType	The type of Tx shaping to be used. 1 = Root-Raised-Cosine 2 = Raised-Cosine 3 = Gaussian	RW Opt.

130	7-0	txFilterRollOff	Scaled roll off factor (0.0 to 1.0). U8 in increments of 1/255	RW Opt.
131-247	All	Reserved	Reserved	RO
248-255	All	Custom		

#### 7.4.5 Media Lane Flag Masks (Page 32h)

Page 32h contains the masks for the media lane alarms. It is a banked page with each bank corresponding to a unique media lane.

**Table 12: Media Lane Flag Masks (Page 32h)**

Byte	Bits	Name	Description	Type
128	7-6	Reserved	Reserved for future Tx Lane Status Masks	RO
	5	mTxLoa	Mask for (vendor defined) Tx Loss of Alignment alarm	RW Opt.
	4	mTxOoa	Mask for (vendor defined) Tx Out of Alignment alarm	RW Opt.
	3	mTxLolCmu	Mask for (vendor defined) Tx CMU Loss of Lock alarm	RW Opt.
	2	mTxLolRefClk	Mask for (vendor defined) Tx Reference Clock Loss of Lock alarm	RW Opt.
	1	mTxLolDeSkew	Mask for (vendor defined) Tx Deskew Loss of Lock alarm	RW Opt.
	0	mTxFIFO	Mask for (vendor defined) Tx FIFO Error	RW Opt.
129	7-0	Reserved	Reserved for future Tx Lane Status Masks	RO
130	7	mRxLof	Mask for (vendor defined) Rx Loss of Frame: Note 1	RW Opt
	6	mRxLom	Mask for (vendor defined) Rx Loss of Multi Frame: Note 1	RW Opt
	5	mRxLolDemod	Mask for (vendor defined) Rx Demodulator Loss of Lock	RW Opt.
	4	mRxLolCd	Mask for (vendor defined) Rx Chromatic Dispersion Compensation Loss of Lock	RW Opt.
	3	mRxLoa	Mask for (vendor defined) Rx Loss of Alignment alarm	RW Opt.
	2	mRxOoa	Mask for (vendor defined) Rx Out of Alignment alarm	RW Opt.
	1	mRxLolDeskew	Mask for (vendor defined) Rx Deskew Loss of Lock alarm	RW Opt.
	0	mRxLolFifo	Mask for (vendor defined) Rx FIFO Error	RW Opt.

131	7-0	Reserved	Reserved for future Rx Lane Status Masks	RO
132	7-2	Reserved	Reserved	RO
	1	mRxFedPm	Mask for FEC Excessive Degrade (FED) over PM Interval alarm	RW Opt.
	0	mRxFddPm	Mask for FEC Detected Degrade (FDD) over PM Interval alarm	RW Opt.
133	7-3	Reserved	Reserved	RO
	2	mRD	Mask for Remote Degrade alarm	RW Opt.
	1	mLD	Mask for Local Degrade alarm	RW Opt.
	0	mRPF	Mask for Remote Phy Fault alarm	RW Opt.
134-247	All	Reserved	Reserved	RO
248-255	All	Custom		

Note 1: The description of 400ZR frames and multi-frames can be found in the 400ZR IA document.

#### 7.4.6 Media Lane Flags and Status (Page 33h)

Page 33h contains the latches for the media lane alarms. It is a banked page with each bank corresponding to a unique media lane.

**Table 13: Media Lane Flags and Status (Page 33h)**

Byte	Bits	Name	Description	Type
128	7-6	Reserved	Reserved for future Tx Lane Status Latches	RO
	5	ITxLoa	Latched (vendor defined) Tx Loss of Alignment alarm	COR opt
	4	ITxOoa	Latched (vendor defined) Tx Out of Alignment alarm	COR opt
	3	ITxLolCmu	Latched (vendor defined) Tx CMU Loss of Lock alarm	COR opt
	2	ITxLolRefClk	Latched (vendor defined) Tx Reference Clock Loss of Lock alarm	COR opt
	1	ITxLolDeSkew	Latched (vendor defined) Tx Deskew Loss of Lock alarm	COR opt
	0	ITxFIFO	Latched (vendor defined) Tx FIFO Error	COR opt
129	7-0	Reserved	Reserved for future Rx Lane Status Latches	RO
130	7	IRxLof	Latched (vendor defined) Rx Loss of Frame	COR opt

	6	lRxLom	Latched (vendor defined) Rx Loss of Multi Frame	COR opt
	5	lRxLolDemod	Latched (vendor defined) Rx Demodulator Loss of Lock	COR opt
	4	lRxLolCd	Latched (vendor defined) Rx Chromatic Dispersion Compensation Loss of Lock	COR opt
	3	lRxLoa	Latched (vendor defined) Rx Loss of Alignment alarm	COR opt
	2	lRxOoa	Latched (vendor defined) Rx Out of Alignment alarm	COR opt
	1	lRxLolDeskew	Latched (vendor defined) Rx Deskew Loss of Lock alarm	COR opt
	0	lRxLolFifo	Latched (vendor defined) Rx FIFO Error	COR opt
131	7-0	Reserved	Reserved for future Rx Lane Status Latches	RO
132	7-2	Reserved	Reserved	RO
	1	lRxFedPm	Latched FEC Excessive Degrade (FED) over PM Interval alarm	COR opt
	0	lRxFddPm	Latched FEC Detected Degrade (FDD) over PM Interval alarm	COR opt
133	7-3	Reserved	Reserved	RO
	2	IRD	Latched Remote Degrade alarm	COR opt
	1	ILD	Latched Local Degrade alarm	COR opt
	0	IRPF	Latched Remote Phy Fault alarm	COR opt
134-247	All	Reserved	Reserved	RO
248-255	All	Custom		

#### 7.4.7 Media Lane FEC Performance Monitoring (page 34h)

Page 34h contains read-only media FEC performance monitoring counters. The module collects the information in these registers during the prior PM interval. Page 34h is a banked page with each bank referring to a single media lane. For example, if the module supports 2 media lanes, then bank 1 will be used for lane 2.

**Table 14: Media Lane FEC Performance Monitoring (Page 34h)**

Byte	Bits	Name	Description	Type
128-135	63-0	rxBitsPm	Number of bits received during prior PM interval. U64 with MSB in byte 128.	RO opt

136-143	63-0	rxBitsSubIntPm	Number of bits received during any sub-interval (CMIS fine interval) of prior PM interval. U64 with MSB in byte 136.	RO opt
144-151	63-0	rxCorrBitsPm	Number of corrected bits during prior PM interval. U64 with MSB in byte 144.	RO opt
152-159	63-0	rxMinCorrBitsSubIntPm	Minimum number of corrected bits received during any sub-interval (CMIS fine interval) of prior PM interval. U64 with MSB in byte 152.	RO opt
160-167	63-0	rxMaxCorrBitsSubIntPm	Maximum number of corrected bits received during any sub-interval (CMIS fine interval) of prior PM interval. U64 with MSB in byte 160.	RO opt
168-171	31-0	rxFramesPm	Number of frames received during prior PM interval. U32 with MSB in byte 168.	RO opt
172-175	31-0	rxFramesSubIntPm	Number of frames received during any sub-interval (CMIS fine interval) of prior PM interval. U32 with MSB in byte 172.	RO opt
176-179	31-0	rxFramesUncorrErrPm	Number of frames received with uncorrectable errors during prior PM interval. U32 with MSB in byte 176.	RO opt
180-183	31-0	rxMinFramesUncorrErrSubintPm	Minimum number of frames with uncorrectable errors received during any sub-interval (CMIS fine interval) of prior PM interval. U32 with MSB in byte 180.	RO opt
184-187	31-0	rxMaxFramesUncorrErrSubintPm	Maximum number of frames with uncorrectable errors received during any sub-interval (CMIS fine interval) of prior PM interval. U32 with MSB in byte 184.	RO opt
188-247	All	Reserved		RO
248-255	All	Custom		

#### 7.4.8 Media Lane Link Performance Monitoring (page 35h)

Page 35h contains optional media lane read-only statistics reporting on the link performance. The module collects the information in these registers during the prior PM interval. Page 35h is a banked page with each bank referring to a single media lane. For example, if the module supports 2 media lanes, then bank 1 will be used for lane 2. All media interface link performance monitors supported in page 35h shall also support a corresponding real-time VDM monitor (in page 20h-2Fh).

**Table 15: Media Lane Link Performance Monitoring (Page 35h)**

<b>Byte</b>	<b>Bits</b>	<b>Name</b>	<b>Description</b>	<b>Type</b>
128-131	31-0	rxAvgCdPm	Average value of DSP compensated chromatic dispersion over PM interval. S32 in increments of 1ps/nm.	RO Opt.
132-135	31-0	rxMinCdPm	Minimum value of DSP compensated chromatic dispersion over PM interval. S32 in increments of 1ps/nm.	RO Opt.
136-139	31-0	rxMaxCdPm	Maximum value of DSP compensated chromatic dispersion over PM interval. S32 in increments of 1ps/nm.	RO Opt.
140-141	15-0	rxAvgDgdPm	Average value of differential group delay over PM interval. U16 in increments of 0.01ps.	RO Opt.
142-143	15-0	rxMinDgdPm	Minimum value of differential group delay over PM interval. U16 in increments of 0.01ps.	RO Opt.
144-145	15-0	rxMaxDgdPm	Maximum value of differential group delay over PM interval. U16 in increments of 0.01ps.	RO Opt.
146-147	15-0	rxAvgHGSopmdPm	Average value of high granularity SOPMD over PM interval. U16 in increments of 0.01ps^2.	RO Opt.
148-149	15-0	rxMinHGSopmdPm	Minimum value of high granularity SOPMD over PM interval. U16 in increments of 0.01ps^2.	RO Opt.
150-151	15-0	rxMaxHGSopmdPm	Maximum value of high granularity SOPMD over PM interval. U16 in increments of 0.01ps^2.	RO Opt.
152-153	15-0	rxAvgPdlPm	Average value of polarization dependent loss over PM interval. U16 in increments of 0.1dB.	RO Opt.
154-155	15-0	rxMinPdlPm	Minimum value of polarization dependent loss over PM interval. U16 in increments of 0.1dB.	RO Opt.
156-157	15-0	rxMaxPdlPm	Maximum value of polarization dependent loss over PM interval. U16 in increments of 0.1dB.	RO Opt.
158-159	15-0	rxAvgOsnrPm	Average value of OSNR estimate over PM interval. U16 in increments of 0.1dB.	RO Opt.
160-161	15-0	rxMinOsnrPm	Minimum value of OSNR estimate over PM interval. U16 in increments of 0.1dB.	RO Opt.
162-163	15-0	rxMaxOsnrPm	Maximum value of OSNR estimate over PM interval. U16 in increments of 0.1dB.	RO Opt.
164-165	15-0	rxAvgEsnrPm	Average value of eSNR over PM Interval. U16 in increments of 0.1 dB.	RO Opt.
166-167	15-0	rxMinEsnrPm	Minimum value of eSNR over PM Interval. U16 in increments of 0.1 dB.	RO Opt.
168-169	15-0	rxMaxEsnrPm	Maximum value of eSNR over PM Interval. U16 in increments of 0.1 dB.	RO Opt.
170-171	15-0	rxAvgCfoPm	Average value of carrier frequency offset over PM interval. S16 in increments of 1MHz.	RO Opt.
172-173	15-0	rxMinCfoPm	Minimum value of carrier frequency offset over PM interval. S16 in increments of 1MHz.	RO Opt.

174-175	15-0	rxMaxCfoPm	Maximum value of carrier frequency offset over PM interval. S16 in increments of 1MHz.	RO Opt.
176-177	15-0	rxAvgEvmModemPm	Average value of error vector magnitude of the modem over PM interval. U16 in increments of 100/65535%	RO Opt.
178-179	15-0	rxMinEvmModemPm	Minimum value of error vector magnitude over PM interval. U16 in increments of 100/65535%	RO Opt.
180-181	15-0	rxMaxEvmModemPm	Maximum value of error vector magnitude over PM interval. U16 in increments of 100/65535%	RO Opt.
182-183	15-0	txAvgPowerPm	Average value of Tx output optical power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
184-185	15-0	txMinPowerPm	Minimum value of Tx output optical power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
186-187	15-0	txMaxPowerPm	Maximum value of Tx output optical power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
188-189	15-0	rxAvgPowerPm	Average value of Rx input optical power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
190-191	15-0	rxMinPowerPm	Minimum value of Rx input optical power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
192-193	15-0	rxMaxPowerPm	Maximum value of Rx input optical power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
194-195	15-0	rxAvgSigPowerPm	Average value of Rx input optical Signal power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
196-197	15-0	rxMinSigPowerPm	Minimum value of Rx input optical Signal power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
198-199	15-0	rxMaxSigPowerPm	Maximum value of Rx input optical Signal power over PM interval. S16 in increments of 0.01 dBm.	RO Opt.
200-201	15-0	rxAvgSopcrPm	Average value of state of polarization change rate over PM interval. U16 in increments of 1 krads/s.	RO Opt.
202-203	15-0	rxMinSopcrPm	Minimum value of state of polarization change rate over PM interval. U16 in increments of 1 krads/s.	RO Opt.
204-205	15-0	rxMaxSopcrPm	Maximum value of state of polarization change rate over PM interval. U16 in increments of 1 krads/s.	RO Opt.
206-207	15-0	rxAvgMerPm	Average value of Modulation Error Ratio over PM interval. U16 in increments of 0.1 dB	RO Opt.
208-209	15-0	rxMinMerPm	Minimum value of Modulation Error Ratio over PM interval. U16 in increments of 0.1 dB	RO Opt.
210-211	15-0	rxMaxMerPm	Maximum value of Modulation Error Ratio over PM interval. U16 in increments of 0.1 dB	RO Opt.

212-213	15-0	rxAvgClockRecPm	Average value of clock recovery loop monitor over PM interval. S16 in increments of 100/32767%	RO Opt.
214-215	15-0	rxMinClockRecPm	Minimum value of clock recovery loop monitor over PM interval. S16 in increments of 100/32767%	RO Opt.
216-217	15-0	rxMaxClockRecPm	Maximum value of clock recovery loop monitor over PM interval. S16 in increments of 100/32767%	RO Opt.
218-219	15-0	rxAvgLGSopmdPm	Average value of low granularity SOPMD over PM interval. U16 in increments of 1ps^2.	RO Opt.
220-221	15-0	rxMinLGSopmdPm	Minimum value of low granularity SOPMD over PM interval. U16 in increments of 1ps^2.	RO Opt.
222-223	15-0	rxMaxLGSopmdPm	Maximum value of low granularity SOPMD over PM interval. U16 in increments of 1ps^2.	RO Opt.
224-247	7-0	Reserved		RO
248-255	All	Custom		

## 7.5 Host Interface registers

The host interfaces of different data paths are described in pages with different bank index. The bank index for a data path is the smallest lane index of all host lanes of the data path, bank 0 = lane1. For an application that supports 4x100GE (GAUI2) for host interfaces, the banks would be 0, 2, 4, and 6.

**Table 16: Host Interface registers**

Page Number	Page Description	Notes
38h	Data Path Host Interface Configuration	
39h	Reserved Data Path Host Interface Future Use	
3Ah	Data Path Host Interface Performance Monitoring	
3Bh	Data Path Host Interface Flags and Masks	
3C-3Fh	Reserved	

### 7.5.1 Data Path Host Interface Configuration (Page 38h)

The host uses page 38h to configure data path host interface specific features.

One configurable feature is the host link degrade monitoring. This optional capability requires monitoring the pre-FEC BER in the Ethernet RS(544,514) decoder block over a performance monitoring interval. Section 8.8.4 in the 400ZR Implementation Agreement [400ZR IA] describes the details of the host Link Degrade Indication (LDI) functions. The 400ZR IA also defines monitoring for the FEC Detected Degrade (FDD) and FEC Excessive Degrade (FED) functions, which the host can configure per data path interface on page 38h and associated banked pages.

The enable bits for the FDD and FED are located in 38h:136.1-0. When the host enables FDD, the module compares the FDD activate and clear BER thresholds to the average BER computed over the PM interval. If the average BER exceeds the activate FDD BER threshold FDD is set and the over PM Interval Latch is asserted (3Bh:192.0). If the average BER drops below the clear FDD BER threshold, the state of FDD clears. The module performs analogous operations when the host enables FED, except that that asserted alarm bit for FED is located in 3Bh:192.1.

Hysteresis will be left as an implementation detail.

**Table 17: Data Path Host Interface Configuration (Page 38h)**

Byte	Bits	Name	Description	Type
128-129	15-0	fddActBerThresh	BER threshold for FEC Detected Degrade (FDD) to become active on the data path host interface. Data format: F16.	RW Opt.
130-131	15-0	fddClrBerThresh	BER threshold for FEC Detected Degrade (FDD) to clear on the data path host interface. Data format: F16.	RW Opt.
132-133	15-0	fedActBerThresh	BER threshold for FEC Excessive Degrade (FED) to become active on the data path host interface. Data format: F16.	RW Opt.
134-135	15-0	fedClrBerThresh	BER threshold for FEC Excessive Degrade (FED) to clear on the data path host interface. Data format: F16.	RW Opt.
136	7-3	Reserved	Reserved	RO
	2	lfInsertionOnLdEnable	Enable for insertion of LF on the detection of LD. Default is disabled.	RW Opt.
	1	fedMonEnable	Enable for FEC Excessive Degrade (FED) monitoring feature.	RW Opt.
	0	fddMonEnable	Enable for FEC Detected Degrade (FDD) monitoring feature	RW Opt.
137-247	All	Reserved	Reserved	RO
248-255	All	Custom		

### 7.5.2 Data Path Host Interface Performance Monitoring (Page 3Ah)

Page 3Ah contains optional host read-only statistics reporting of errors on the data path host interface. The module collects the information in these registers during the prior PM interval. The bank index for a data path is the smallest lane index of all host lanes of the data path.

**Table 18: Data Path Host Interface Performance Monitoring (Page 3Ah)**

Byte	Bits	Name	Description	Type
128-135	63-0	txBitsPm	Number of bits received from the host side during prior PM interval. U64.	RO
136-143	63	txBitsSubIntPm	Number of bits received from the host side during any sub-interval (CMIS fine interval) of prior PM interval. U64.	RO
144-151	63-0	txCorrBitsPm	Number of corrected bits received from the host side during prior PM interval. U64.	RO
152-159	63-0	txMinCorrBitsSubIntPm	Minimum number of corrected bits received from the host side during any sub-interval (CMIS fine interval) of prior PM interval. U64.	RO
160-167	63-0	txMaxCorrBitsSubIntPm	Maximum number of corrected bits received from the host side during any sub-interval (CMIS fine interval) of prior PM interval. U64.	RO
168-171	31-0	txFramesPm	Number of frames received from the host side during prior PM interval. U32.	RO
172-175	31-0	txFramesSubIntPm	Number of frames received from the host side during any sub-interval (CMIS fine interval) of prior PM interval. U32.	RO
176-179	31-0	txFramesUncorrErrPm	Number of frames received from the host side with uncorrectable errors during prior PM interval. U32.	RO
180-183	31-0	txMinFramesUncorrErrSubintPm	Minimum number of frames received from the host side with uncorrectable errors during any sub-interval (CMIS fine interval) of prior PM interval. U32.	RO
184-187	31-0	txMaxFramesUncorrErrSubintPm	Maximum number of frames received from the host side with uncorrectable errors during any sub-interval (CMIS fine interval) of prior PM interval. U32.	RO

188-247	All	Reserved		RO
248-255	All	Custom		

### 7.5.3 Data Path host Interface Flags and Masks (page 3Bh)

Page 3Bh contains the masks and latches for the host data path alarms. It is a banked page with each bank corresponding to a unique data path.

**Table 19: Data Path Host Interface Flags and Masks (page 3Bh)**

Byte	Bits	Name	Description	Type
128	7-2	Reserved	Reserved	RO
	1	mtxFedPm	Mask for FEC Excessive Degrade (FED) over PM Interval alarm	RW
	0	mtxFddPm	Mask for FEC Detected Degrade (FDD) over PM Interval alarm	RW Opt.
129	7-2	Reserved	Reserved	RO
	1	mtxRD	Mask for Remote Degrade alarm	RW Opt.
	0	mtxLD	Mask for Local Degrade alarm	RW Opt.
130	7	Reserved	Reserved	RO
	6	mrxFlexegidMM	Mask for flexe GID Mismatch alarm	RW Opt.
	5	mrxFlexeInstanceMapMM	Mask for flexe Instance Map Mismatch alarm	RW Opt.
	4	mrxFlexeCalendarMM	Mask for flexe Calendar Mismatch alarm	RW Opt.
	3	mrxFlexeidMM	Mask for flexe Instance Id Mismatch alarm	RW Opt.
	2	mrxFlexeLOF	Mask for flexe Loss of Frame alarm	RW Opt.
	1	mrxFlexeLOM	Mask for flexe Loss of Multi-Frame alarm	RW Opt.
	0	mrxFlexeLOPB	Mask for flexe Loss of Pad Block alarm	RW Opt.
131	7-3	Reserved	Reserved	RO
	2	mtxLOA	Mask for transmit Loss of Alignment	RW Opt.
	1	mtxRF	Mask for transmit Remote Fault	RW Opt.

	0	mtxLF	Mask for transmit Local Fault	RW Opt.
132	7-3	Reserved	Reserved	RO
	2	mrxLOA	Mask for receive Loss of Alignment	RW Opt.
	1	mrxRF	Mask for receive Remote Fault	RW Opt.
	0	mrxLF	Mask for receive Local Fault	RW Opt.
133-174	All	Reserved	Reserved	RO
175-191	All	Custom		
192	7-2	Reserved	Reserved	RO
	1	ltxFedPm	Latched FEC Excessive Degrade (FED) over PM Interval alarm	COR opt
	0	ltxFddPm	Latched FEC Detected Degrade (FDD) over PM Interval alarm	COR opt
193	7-2	Reserved	Reserved	RO
	1	ltxRD	Latched Remote Degrade alarm	COR opt
	0	ltxLD	Latched Local Degrade alarm	COR opt
194	7	Reserved	Reserved	RO
	6	lrxFlexegidMM	Latched flexe GID Mismatch alarm	COR opt
	5	lrxFlexelInstanceMapMM	Latched flexe Instance Map Mismatch alarm	COR opt
	4	lrxFlexeCalendarMM	Latched flexe Calendar Mismatch alarm	COR opt
	3	lrxFlexeiidMM	Latched flexe Instance Id Mismatch alarm	COR opt
	2	lrxFlexeLOF	Latched flexe Loss of Frame alarm	COR opt
	1	lrxFlexeLOM	Latched flexe Loss of Multi-Frame alarm	COR opt
	0	lrxFlexeLOPB	Latched flexe Loss of Pad Block alarm	COR opt
195	7-3	Reserved	Reserved	RO
	2	ltxLOA	Latched transmit Loss of Alignment	COR opt
	1	ltxRF	Latched transmit Remote Fault alarm	COR opt
	0	ltxLF	Latched transmit Local Fault alarm	COR opt

196	7-3	Reserved	Reserved	RO
	2	IrxLOA	Latched receive Loss of Alignment alarm	COR opt
	1	IrxRF	Latched receive Remote Fault alarm	COR opt
	0	IrxLF	Latched receive Local Fault alarm	COR opt
197-247	7-0	Reserved	Reserved	RO
248-255	All	Custom		

## 7.6 Coherent Module Capabilities Advertisement

**Table 20: Coherent Module Capabilities Advertisement**

Page Number	Page Description	Notes
40h	Reserved for Applications Advertisement	
41h	Rx Signal Power Advertisement and Ranges for Configurable Thresholds	
42h	Performance Monitoring Advertisement	
43h	Media Lane Provisioning Advertisement	
44h	Alarm Advertisement	
45h – 4Fh	Reserved	

### 7.6.1 Rx Signal Power Advertisement and Ranges for Configurable Thresholds (Page 41h)

Hysteresis will be left as an implementation detail.

**Table 21: Rx Signal Power Advertisement and Ranges for Configurable Thresholds (Page 41h)**

Byte	Bits	Name	Description	Type
128	7-2	Reserved	Reserved	RO
	1	rxSigPowerImpl	0b: Not implemented 1b: Implemented	RO

	0	rxPowerImpl	0b: Not implemented 1b: Implemented	RO Opt.
129-131	All	Reserved	Reserved	RO
132-133	15-0	rxTotalPwrHiAlmThreshMax	Maximum allowed value for Rx Total Power Configured High Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
134-135	15-0	rxTotalPwrHiAlmThreshMin	Minimum allowed value for Rx Total Power Configured High Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
136-137	15-0	rxTotalPwrLoAlmThreshMax	Maximum allowed value for Rx Total Power Configured Low Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
138-139	15-0	rxTotalPwrLoAlmThreshMin	Minimum allowed value for Rx Total Power Configured Low Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
140-141	15-0	rxTotalPwrHiWarnThreshMax	Maximum allowed value for Rx Total Power Configured High Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.
142-143	15-0	rxTotalPwrHiWarnThreshMin	Minimum allowed value for Rx Total Power Configured High Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.
144-145	15-0	rxTotalPwrLoWarnThreshMax	Maximum allowed value for Rx Total Power Configured Low Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.
146-147	15-0	rxTotalPwrLoWarnThreshMin	Minimum allowed value for Rx Total Power Configured Low Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.
148-149	15-0	rxSigPwrHiAlmThreshMax	Maximum allowed value for Rx Signal Power Configured High Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
150-151	15-0	rxSigPwrHiAlmThreshMin	Minimum allowed value for Rx Signal Power Configured High Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
152-153	15-0	rxSigPwrLoAlmThreshMax	Maximum allowed value for Rx Signal Power Configured Low Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
154-155	15-0	rxSigPwrLoAlmThreshMin	Minimum allowed value for Rx Signal Power Configured Low Alarm Threshold. S16 in increments of 0.01 dBm.	RO Opt.
156-157	15-0	rxSigPwrHiWarnThreshMax	Maximum allowed value for Rx Signal Power Configured High Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.

158-159	15-0	rxSigPwrHiWarnThreshMin	Minimum allowed value for Rx Signal Power Configured High Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.
160-161	15-0	rxSigPwrLoWarnThreshMax	Maximum allowed value for Rx Signal Power Configured Low Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.
162-163	15-0	rxSigPwrLoWarnThreshMin	Minimum allowed value for Rx Signal Power Configured Low Warning Threshold. S16 in increments of 0.01 dBm.	RO Opt.
164-247	All	Reserved		RO
248-255	All	Custom		

### 7.6.2 Performance Monitoring Advertisement (Page 42h)

Page 42h advertises which media lane performance monitors and performance statistics are implemented.

The implementation advertisements on this page are global, i.e. if a feature is advertised as implemented (bit value 1b), this feature is implemented for all media lanes (banks).

**Table 22: Performance Monitoring Advertisement (Page 42h)**

Byte	Bit	Name	Description	Type
128	7-5	Reserved		RO Rqd.
	4	rxBitsPmlImpl	0b = Not implemented, 1b = Implemented	
	3	rxBitsSubIntPmlImpl	0b = Not implemented, 1b = Implemented	
	2	rxCorrBitsPmlImpl	0b = Not implemented, 1b = Implemented	
	1	rxMinCorrBitsSubIntPmlImpl	0b = Not implemented, 1b = Implemented	
	0	rxMaxCorrBitsSubIntPmlImpl	0b = Not implemented, 1b = Implemented	
129	7-5	Reserved		RO Rqd.
	4	rxFramesPmlImpl	0b = Not implemented, 1b = Implemented	
	3	rxFramesSubIntPmlImpl	0b = Not implemented, 1b = Implemented	
	2	rxFramesUncorrErrPmlImpl	0b = Not implemented, 1b = Implemented	
	1	rxMinFramesUncorrErrSubintPmlImpl	0b = Not implemented, 1b = Implemented	

	0	rxMaxFramesUncorrErrSubintPmlImpl	0b = Not implemented, 1b = Implemented	
130	7	rxCdImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	rxAvgCdPmlImpl	0b = Not implemented, 1b = Implemented	
	5	rxMinCdPmlImpl	0b = Not implemented, 1b = Implemented	
	4	rxMaxCdPmlImpl	0b = Not implemented, 1b = Implemented	
	3	rxDgdImpl	0b = Not implemented, 1b = Implemented	
	2	rxAvgDgdPmlImpl	0b = Not implemented, 1b = Implemented	
	1	rxMinDgdPmlImpl	0b = Not implemented, 1b = Implemented	
	0	rxMaxDgdPmlImpl	0b = Not implemented, 1b = Implemented	
131	7	rxLGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	rxAvgLGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	
	5	rxMinLGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	
	4	rxMaxLGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	
	3	rxPdlImpl	0b = Not implemented, 1b = Implemented	
	2	rxAvgPdlPmlImpl	0b = Not implemented, 1b = Implemented	
	1	rxMinPdlPmlImpl	0b = Not implemented, 1b = Implemented	
	0	rxMaxPdlPmlImpl	0b = Not implemented, 1b = Implemented	
132	7	rxOsnrImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	rxAvgOsnrPmlImpl	0b = Not implemented, 1b = Implemented	
	5	rxMinOsnrPmlImpl	0b = Not implemented, 1b = Implemented	
	4	rxMaxOsnrPmlImpl	0b = Not implemented, 1b = Implemented	
	3	rxEsnrImpl	0b = Not implemented, 1b = Implemented	

	2	rxAvgEsnrPmlImpl	0b = Not implemented, 1b = Implemented	
	1	rxMinEsnrPmlImpl	0b = Not implemented, 1b = Implemented	
	0	rxMaxEsnrPmlImpl	0b = Not implemented, 1b = Implemented	
133	7	rxCfoImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	rxAvgCfoPmlImpl	0b = Not implemented, 1b = Implemented	
	5	rxMinCfoPmlImpl	0b = Not implemented, 1b = Implemented	
	4	rxMaxCfoPmlImpl	0b = Not implemented, 1b = Implemented	
	3	rxEvmModemImpl	0b = Not implemented, 1b = Implemented	
	2	rxAvgEvmModemPmlImpl	0b = Not implemented, 1b = Implemented	
	1	rxMinEvmModemPmlImpl	0b = Not implemented, 1b = Implemented	
	0	rxMaxEvmModemPmlImpl	0b = Not implemented, 1b = Implemented	
134	7	rxSopcrImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	rxAvgSopcrPmlImpl	0b = Not implemented, 1b = Implemented	
	5	rxMinSopcrPmlImpl	0b = Not implemented, 1b = Implemented	
	4	rxMaxSopcrPmlImpl	0b = Not implemented, 1b = Implemented	
	3	txPowerImpl	0b = Not implemented, 1b = Implemented	
	2	txAvgPowerPmlImpl	0b = Not implemented, 1b = Implemented	
	1	txMinPowerPmlImpl	0b = Not implemented, 1b = Implemented	
	0	txMaxPowerPmlImpl	0b = Not implemented, 1b = Implemented	
135	7	rxPowerImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	rxAvgPowerPmlImpl	0b = Not implemented, 1b = Implemented	
	5	rxMinPowerPmlImpl	0b = Not implemented, 1b = Implemented	

	4	rxMaxPowerPmlImpl	0b = Not implemented, 1b = Implemented	
	3	rxSigPowerImpl	0b = Not implemented, 1b = Implemented	
	2	rxAvgSigPowerPmlImpl	0b = Not implemented, 1b = Implemented	
	1	rxMinSigPowerPmlImpl	0b = Not implemented, 1b = Implemented	
	0	rxMaxSigPowerPmlImpl	0b = Not implemented, 1b = Implemented	
136	7-2	Reserved	Reserved	RO
	1	rxMediaFedPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	rxMediaFddPmlImpl	0b = Not implemented, 1b = Implemented	
137	7-2	Reserved	Reserved	RO
	1	txHostFedPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	txHostFddPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
138	7	rxClockRecPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	rxAvgClockRecPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	5	rxMinClockRecPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	4	rxMaxClockRecPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	3	rxHGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	2	rxAvgHGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	1	rxMinHGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	rxMaxHGSopmdPmlImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
139 - 247	7-0	Reserved	Reserved	RO
248-255	All	Custom		

### 7.6.3 Media Lane Provisioning Advertisement (Page 43h)

Page 43h advertises which media lane provisioning parameters are implemented.

The implementation advertisements on this page are global, i.e. if a feature is advertised as implemented (bit value 1b), this feature is implemented for all media lanes (banks).

**Table 23: Media Lane Provisioning Advertisement (Page 43h)**

Byte	Bit	Name	Description	Type
128	7-2	Reserved	Reserved	RO
	1	IfInsertionOnLdEnableImpl	0b = Not implemented, 1b = Implemented	
	0	txFilterImpl	0b = Not implemented, 1b = Implemented	
129 - 247	7-0	Reserved	Reserved	RO
248-255	All	Custom		

#### 7.6.4 Alarm Advertisement (Page 44h)

Page 44h advertises which media and host lane alarms are implemented.

The implementation advertisements on this page are global, i.e. if a feature is advertised as implemented (bit value 1b), this feature is implemented for all lanes (banks).

**Table 24: Alarm Advertisement (Page 44h)**

Byte	Bit	Name	Description	Type
128	7-6	Reserved		RO Rqd.
	5	MediaTxLoImpl	0b = Not implemented, 1b = Implemented	
	4	MediaTxOoImpl	0b = Not implemented, 1b = Implemented	
	3	MediaTxLolCmuImpl	0b = Not implemented, 1b = Implemented	
	2	MediaTxLolRefClkImpl	0b = Not implemented, 1b = Implemented	
	1	MediaTxLolDeSkewImpl	0b = Not implemented, 1b = Implemented	
	0	MediaTxFIFOImpl	0b = Not implemented, 1b = Implemented	
129	7	MediaRxLoImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	MediaRxLoImpl	0b = Not implemented, 1b = Implemented	
	5	MediaRxLolDemodImpl	0b = Not implemented, 1b = Implemented	
	4	MediaRxLolCdlImpl	0b = Not implemented, 1b = Implemented	

	3	MediaRxLoaImpl	0b = Not implemented, 1b = Implemented	
	2	MediaRxOoaImpl	0b = Not implemented, 1b = Implemented	
	1	MediaRxLolDeskewImpl	0b = Not implemented, 1b = Implemented	
	0	MediaRxLolFifolImpl	0b = Not implemented, 1b = Implemented	
130	7-2	Reserved	Reserved	RO
	1	MediaRxFedAlmImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	MediaRxFddAlmImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
131	7-3	Reserved	Reserved	RO
	2	MediaRDIImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	1	MediaLDImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	MediaRPFIImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
132	7-2	Reserved	Reserved	RO
	1	HostTxFedAlmImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	HostTxFddAlmImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
133	7-2	Reserved	Reserved	RO
	1	HostTxRDIImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	HostTxLDImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
134	7	Reserved	0b = Not implemented, 1b = Implemented	RO Rqd.
	6	HostRxFlexegidMMImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	5	HostRxFlexeInstanceMapMMImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	4	HostRxFlexeCalendarMMImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	3	HostRxFlexeiidMMImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	2	HostRxFlexeLOFImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	1	HostRxFlexeLOMImpl	0b = Not implemented, 1b = Implemented	RO Rqd.

	0	HostRxFlexeLOPBImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
135	7-3	Reserved	Reserved	RO
	2	HostTxLOAImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	1	HostTxRFImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	HostTxLFIImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
136	7-3	Reserved	Reserved	RO
	2	HostRxLOAImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	1	HostRxRFImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
	0	HostRxLFIImpl	0b = Not implemented, 1b = Implemented	RO Rqd.
137 - 247	7-0	Reserved	Reserved	RO
248-255	All	Custom		

## 8 Reference Documents

### 8.1 Normative References

[CMIS] Common Management Interface Specification Rev 4.0 - <http://www.gsfp-dd.com/wp-content/uploads/2019/05/QSFP-DD-CMIS-rev4p0.pdf>

[400ZR IA] Implementation Agreement 400ZR : [https://www.oiforum.com/wp-content/uploads/OIF-400ZR-01.0\\_reduced2.pdf](https://www.oiforum.com/wp-content/uploads/OIF-400ZR-01.0_reduced2.pdf)

### 8.2 Informational References

[ICTROSA IA] Implementation Agreement for Integrated Coherent Transmit-Receive Optical Sub Assembly- <https://www.oiforum.com/wp-content/uploads/OIF-IC-TROSA-01.0.pdf>

[CFP MIS] CFP MSA Management Interface Specification [http://www.cfp-msa.org/Documents/CFP\\_MSA\\_MIS\\_V2p6r06a.pdf](http://www.cfp-msa.org/Documents/CFP_MSA_MIS_V2p6r06a.pdf)

## 9 Appendix A: Glossary

The Glossary presents definitions for acronyms used in this IA.

Term	Definition	Term	Definition
<b>BER</b>	Bit Error Rate	<b>LOS</b>	Loss of Signal
<b>CD</b>	Chromatic Dispersion	<b>LSB</b>	Least Significant Bit

<b>CDB</b>	Common Data Block	<b>MER</b>	Modulation Error Ratio
<b>CFO</b>	Carrier Frequency Offset	<b>MHz</b>	MegaHertz
<b>CMIS</b>	Common Management Interface Specification	<b>MSB</b>	Most Significant Bit
<b>CMU</b>	Clock Monitor Unit	<b>nm</b>	nanometer
<b>COR</b>	Clear on Read	<b>NVR</b>	Non-Volatile Memory
<b>dB</b>	Decibels	<b>OSNR</b>	Optical Signal to Noise Ratio
<b>dBm</b>	Decibels reference to 1mW	<b>OOA</b>	Out of Alignment
<b>DGD</b>	Differential Group Delay	<b>PDL</b>	Polarization Dependent Loss
<b>eSNR</b>	Electrical Signal to Noise Ratio	<b>PM</b>	Performance Monitoring
<b>EVM_mo dem</b>	Error Vector Magnitude of the entire modem	<b>PMA</b>	Physical Medium
<b>FDD</b>	FEC Detected Degrade	<b>PMD</b>	Polarization Mode Dispersion
<b>FEC</b>	Forward Error Correction	<b>Ps</b>	Picoseconds
<b>FED</b>	FEC Excessive Degrade	<b>Rx</b>	Receiver
<b>FER</b>	Frame Error Rate	<b>RF</b>	Remote Fault
<b>FIFO</b>	First In First Out	<b>RO</b>	Read Only
<b>GHz</b>	GigaHertz	<b>ROC</b>	Rate of Change
<b>GMP</b>	Generic Mapping Procedure	<b>RW</b>	Read Write
<b>IA</b>	Implementation Agreement	<b>SOP</b>	State of Polarization
<b>Krad/s</b>	Thousand rads per second	<b>SOPMD</b>	Second Order Polarization Mode Dispersion
<b>LF</b>	Local Fault	<b>SOP ROC</b>	State Of Polarization Rate Of Change
<b>LOA</b>	Loss of Alignment	<b>Tx</b>	Transmitter
<b>LOF</b>	Loss of Frame	<b>VDM</b>	Versatile Diagnostics Monitor
<b>LOL</b>	Loss of Lock	<b>VR</b>	Volatile Memory
<b>LOM</b>	Loss of Multiframe		

Table 25: Glossary

## 10 Appendix B: Open Issues / Current Work Items

- Add additional loopbacks through CDB to support all 6 loopbacks as defined in the 400ZR IA
- Add constellation pull through CDB

## 11 Appendix C: List of Companies Belonging to OIF when Document is Approved

Accton Technology Corporation	Foxconn Interconnect Technology Ltd	Luxshare-ICT	Rambus Inc.
ADVA Optical Networking	Fujikura	MACOM Technology Solutions	Ranovus
Advanced Fiber Resources (AFR)	Fujitsu	Marvell Semiconductor, Inc.	Retym

Alibaba	Furukawa Electric Japan	Maxim Integrated Inc.	Rockley Photonics
Alphawave IP Inc.	Global Foundries	MaxLinear Inc.	Rosenberger Hochfrequenztechnik GmbH & Co. KG
Amphenol Corp.	Global Unichip Corp (GUC)	MediaTek	Samsung Electronics Co. Ltd.
AnalogX Inc.	Google	Meta	Samtec Inc.
Applied Optoelectronics, Inc.	Hakusan Inc	Microchip Technology Incorporated	Semtech Canada Corporation
Ayar Labs	Hewlett Packard Enterprise (HPE)	Microsoft Corporation	Senko Advanced Components
Banias Labs	Hisense Broadband Multimedia Technologies Co., LTD	Mitsubishi Electric Corporation	Sicoya GmbH
BitifEye Digital Test Solutions GmbH	Huawei Technologies Co., Ltd.	Molex	SiFotonics Technologies Co., Ltd.
Broadcom Inc.	I-Pex	Multilane Inc.	Socionext Inc.
Cadence Design Systems	IBM Corporation	NEC Corporation	Source Photonics, Inc.
China Telecom	Idea Sistemas Electronicos S.A.	NeoPhotonics	Spirent Communications
CICT	II-VI Incorporated	Nitto Denko Corporation	Sumitomo Electric Industries, Ltd.
Ciena Corporation	Infinera	Nokia	Sumitomo Osaka Cement
Cisco Systems	InnoLight Technology Limited	NTT Corporation	Synopsys, Inc.
Commscope Connectivity Belgium BVBA	Innolume GmbH	Nubis Communications, Inc.	TE Connectivity
Cornelis Networks, Inc.	Innovium	NVIDIA Corporation	Telefonica S.A.
Corning	Integrated Device Technology	O-Net Communications (Shenzhen) Limited	TELUS Communications, Inc.
Credo Semiconductor (HK) LTD	Intel	Open Silicon Inc.	US Conec
Dell, Inc.	IPG Photonics Corporation	Optomind Inc.	Viavi Solutions Deutschland GmbH
DustPhotonics	Juniper Networks	Orange	Wilder Technologies, LLC
EFFECT Photonics B.V.	Kandou Bus	PETRA	Xelic
Eoptolink Technology	KDDI Research, Inc.	Pointwo Technology	Xilinx
Epson Electronics America, Inc.	Keysight Technologies, Inc.	Precise-ITC, Inc.	Yamaichi Electronics Ltd.
ETRI	Kuaishou Technology	Quintessent Inc.	ZTE Corporation
EXFO	Lumentum	Ragile Networks, Inc.	