



Overcoming Signal and Power Integrity Bottlenecks in Next-Generation 448G Interconnects

Kaisheng (Klaus) Hu – Ciena

OIF 448Gbps Signaling for Al Workshop April 15-16, 2025

© Ciena Corporation 2025. All rights reserved. Proprietary Information.

Kaisheng (Klaus) Hu

- Kaisheng Hu is the Principal Engineer of Signal and Power Integrity at Ciena in Canada. He has over 25 years experience in hardware deign and testing. Before joining Ciena, he was employed at Nortel from 2000 to 2010.
- Research interests include the analysis of chip and package Signal and Power Integrity, power and noise analysis for ASICs, modeling of on-chip passive RF components, IC package design and modeling, as well as high-speed SerDes and PCB interconnects. He holds two U.S. patents and has published 13 papers.



For next-generation 448G electrical connections, both Signal Integrity (SI) and Power Integrity (PI) face significant challenges

Signal Integrity

- Transition discontinuities at die-package, vias, flex and connectors
- Bump pitch and escape routing
- Crosstalk and noise coupling in dense routing
- High-frequency loss & material selection at 100G range

Power Integrity

- For next-generation SerDes design, the TX FFE and RX DFE / MLSE will require more power
- Power density and DvD (Dynamic Voltage Drop) challenges become even more critical due to the higher speed and integration level
- On-die PDN resonance at 10 GHz+ range
- Power Estimation and Efficiency Optimization
- Higher current transients with fast-switching circuits from DSP and equalization for PAM4, PAM6 and PAM8
- Package inductance and ground return path optimization



With the rapid advancement of AI and the soaring demand for bandwidth, greater emphasis is being placed on SI and PI

Die-to-Die interconnections will remain the primary SI bottleneck Removing signal transitions could save 70% of power



Nvidia Spectrum-X CPO: 63x Better (18 dB) Signal Integrity, 3.5x Higher Power Efficiency - GTC 2025





EO/OE, DSP chip and Flex interconnect transitions up to 100 GHz

- Ciena is a global leader in optical networking equipment. During the development of 1.6 T b/s WL6 Photonics products, single electrical channel achieved 100 GHz of analog bandwidth
- The Tx and Rx use Flex interfaces to minimize interconnect losses and crosstalk
- Die-to-package and flex-to-package transitions were carefully optimized using EM simulations



SI Challenges for a High-Density SerDes Bump Layout

Cause

- Tx and Rx Routing on Different Layers
- missing ground stitching vias, high-order modes
- SI vs. PI trade-off
- Return path discontinuities
- Crosstalk from high-density routing
- Stub effects & reflections
- Mode conversion & common-mode noise
- High-frequency loss & material selection

Effect

- Via discontinuities, skew
- High crosstalk, poor return path
- PDN noise coupling into signals
- Mode conversion, signal degradation
- Signal distortion
- Resonances, jitter increase
- EMI, signal degradation
- Reduced eye-opening



Connector-to-Board Transition up to 120 GHz

Test result for 1 mm connector – PCB – 1 mm connector

- Test Fixture for 2 X Thru de-embedding
- S21 is close to "linear straight line" up to 120 GHz without resonance notch
- IEEE P370 spec: at least -5 dB delta between S21 and S11 for class A spec
- The transition between 1 mm connector and PCB is crucial for ensuring accurate de-embedding, requiring careful design and HFSS EM optimization









K. Hu, "PCB Parameter Extraction for Frequencies up to 120 GHz", IEEE International Symposium On Electromagnetic Compatibility Signal & Power Integrity, 2024



Material parameters from vendors and datasheets are not accurate for SI analysis

- Material parameters (Dk, Df and surface roughness) are key factors in SI simulations. Dk refers to the Relative Permittivity and Df represents the Loss Tangent.
- Dk values are extracted using traditional resonance methods (such as IPC 2.5.5.13), which differ from actual usage conditions. Surface roughness is often estimated based on factory experience. These parameters can easily change during fabrication and copper treatment at the factory.
- Simulations based on datasheet values often show significant discrepancies vs actual measurements



© Ciena Corporation 2025, All rights reserved. Proprietary Information.

April 15-16, 2025

Material parameters can be extracted from lab measurements

Simulation vs measurement



K. Hu, "PCB Parameter Extraction for Frequencies up to 120 GHz", IEEE International Symposium On Electromagnetic Compatibility Signal & Power Integrity, 2024 K. Hu, "Design and measurement for high-speed interconnects between chip package, connector and PCB board", IEEE EPEPS, 2019

Extracted Dk and Df values

9



Lab Measurement Results for Several Ultra-Low-Loss Materials and Copper Foils

- For Meg 8N & HVLP, 10mils line width, Microstrip IL is 2.2 dB / Inch at 120 GHz
- For EM890K & HVLP, 3 mils line width, stripline IL is 6.1 dB / Inch at 120 GHz
- For HVLP, Meg 8N is the best; TU933+ comes next; Meg 7 is the worst.
- For copper foil performance: ANP is the best; HVLP2 comes next; HVLP/VLP2/VLP are in the mid-range; RTF is the worst









K. Hu, "Design and characterization of differential Signal Integrity interconnects at Millimeter-Wave PCB ", IEEE EMC SI & PI, 2020

PI Challenge: High Power Density and DvD

- The peak current on the die can exceed 200 Amps within a confined area of just a few square millimeters.
- The voltage noise margin decreases rapidly as supply voltage levels shrink across technology nodes (N7-> N5 -> N3 -> N2)
- Accurate chip sign-off for Dynamic Voltage Drop (DvD) requires higher precision
- Traditional Power Distribution Network (PDN) impedance analysis, which considers only the Voltage Regulator Module (VRM), PCB, and package, is insufficient. The chip's behavior must be a key factor in the analysis



What is Dynamic Voltage Drop (DvD)?

- It is a decrease in voltage that occurs in a chip when many transistors turn on and off at the simultaneously, drawing current from the power grid.
- This phenomenon can result in timing violation and functional failures of active components within chips
- It is primarily determined by two factors L-loop: the loop inductance of the PDN di/dt: the rate of change of current



Increase C die



Metal strapping





Big via stack





ciena

© Ciena Corporation 2025. All rights reserved. Proprietary Information.

Impedance response (Ohms) with die, package and PCB at 5 GHz range



The resonance peak frequency and Q-factor are determined by the values of C_die, R_die, L_pkg and C_pkg

$$F = \frac{1}{2\pi\sqrt{LC}}$$

C_die and R_die are not fixed values; they vary with chip activity!

ciena

Design flow for performing chip power and IR drop analysis







DvD with Vectorless



Simulation Challenge: Server Capacity!

- Analyzing a medium-size 300-million-gate chip requires an LSF with 256 cores and 14 TB of RAM
- Demands 100x more server capacity than a typical HFSS simulation





DvD: die + Package + PCB



DvD die only

ciena

K. Hu, "Simulation and Measurement for Improving Power Integrity in Chip, Package, and PCB System ", IEEE EMC SI&PI, 2023

14

Power Estimation and Efficiency Optimization in SerDes Chips

- With the Verilog RTL file, spef file, post CTS and Gate netlist, RTL level VCD and Gate level VCD
- Power Gating, clock gating, Dynamic Voltage and Frequency Scaling (DVFS), On-Die Voltage Regulator (LDO)

•	Constanting Constanting Constanting Constanting Constanting Constanting Constanting Constanting Constanting Const		sectors.					
free Jone Yee Deely Sciences: Here free Jone Yee Deely Sciences: Here instance (Machine Peer instance (Machine	Indexes Modewick 0 DODC, 4 HMM, 54, 300 MIRCH 0 DODC, 10 ADDOR HMM, 10, 300 MIRCH 0 DODCALDANDAH HMM, 10, 400 MIRCH <t< th=""><th>Loge: Not Not Not / Not 15.0.5 Type 5.50 1.60 / Yype 5.50 1.60 / Yype 15.3.5 Type 2.60 1.53 5.50 1.60 / Yype 15.3.5 Type 0.42 5.50 1.00 5.50 1.00 15.5.5 Type 0.42 5.50 1.00 5.60 1.00 1.</th><th>Inc. Description Optimized 00 10 85 particle 40 00 12 85 particle 40 00 220 85 particle 40 01 220 85 particle 40</th><th>1. Total power consumption Power contribution Internal power Internal register power Internal latch power Internal latch power Other internal power Other internal power Total internal power Pad power Clock power Internal load power Total power</th><th>79.7m₩ Ø₩ Ø₩ 325m₩</th><th>641mW ØW ØW 1.14 W</th><th>721mW 0W 0W 1.46 W 404mW 0W 25.3mW 0W 430mW</th><th>Power(Watts) Dynamic 1.78 W 0W 0W 382mW 1.73 W 3.9 W</th></t<>	Loge: Not Not Not / Not 15.0.5 Type 5.50 1.60 / Yype 5.50 1.60 / Yype 15.3.5 Type 2.60 1.53 5.50 1.60 / Yype 15.3.5 Type 0.42 5.50 1.00 5.50 1.00 15.5.5 Type 0.42 5.50 1.00 5.60 1.00 1.	Inc. Description Optimized 00 10 85 particle 40 00 12 85 particle 40 00 220 85 particle 40 01 220 85 particle 40	1. Total power consumption Power contribution Internal power Internal register power Internal latch power Internal latch power Other internal power Other internal power Total internal power Pad power Clock power Internal load power Total power	79.7m₩ Ø₩ Ø₩ 325m₩	641mW ØW ØW 1.14 W	721mW 0W 0W 1.46 W 404mW 0W 25.3mW 0W 430mW	Power(Watts) Dynamic 1.78 W 0W 0W 382mW 1.73 W 3.9 W
P(total) = P(L	.eakage) + ½	∕₂ * (Interna	l-energy * Fr ب	req * TR) + ½ * C * V^2	* Freq *	TR		
	From .lib lil	brary file	From tin	ning file From RC-Spef file Extracted	e Tog	ggle rat	e, from VCI	D/fsdb file
© Ciena Corporation 2025. All rig	hts reserved. Proprietary Inforr	ignaling for AI Workshop				С		

April 15-16, 2025



Total

....

2.19 W

ØW

0W

407mW

1.73 W

4.33 W

Comparison of Measured and Simulated Chip Power Consumption

Measurement: 31.2 W At nom, 120C and RC_typ

Simulation: 34.9 W with gate level VCD At nom, 125C and RC_max corner

Time (ns



The discrepancy between the measurement and simulation is 3.7 W (10.6%).

This difference can be attributed to two unknown factors;

- The process corners differ: RC_max for simulation and RC_typ in the lab
- The simulation's stimulus, which represents true signal flow is higher than the test pattern used in the lab

16



Simulation results for die + package with different groupings



Supply noise waveform measurement

- The measured and simulated supply noise value closely match at the sense point
- Supply noise values vary at • different positions of the chip, package and PCB

Measuring noise on the die is tough!

Simulation result : 74.3mV At core voltage sense point (die) www.apache-da.con Max vdrop: 230.7 m > 260.0 mV 20.00% 260.0m 17.14% 222.9mV 14.29% 185.7mV 11.43% 148.6mV 8.57% 111.4mV 5.71% 74.3mV 2.86% 37.1mV



clena

OIF 448Gbps Signaling for AI Workshop © Ciena Corporation 2025. All rights reserved. Proprietary Information.

April 15-16, 2025

IEEE EPS EDMS Package Benchmarks with Four Typical Industry SI/PI Cases

- Accurate Correlation Between Modeling and Measurements
- Available for download and trial as "open-source"

https://www.packaging-benchmarks.org/





FIGURE 7. (a) Raw data for transmission lines and connectors with VNA. (b) Cross-sectional SEM. VNA: vector network analyzer.



H. Barnes, K. Aygun, M. J. Hill, Z. Zhang, k. Hu, J. Aronsson, P. Paladhi, J. Balachandran, B. Shi, R. Sharma, J. Schutt-Aine, V. I. Okhmatovski "Benchmarking and Reproducibility in Computational and Experimental Characterization of Electronic Packages for Signal/Power Integrity"

- IEEE ANTENNAS & PROPAGATION MAGAZINE, April 2025

© Ciena Corporation 2025. All rights reserved. Proprietary Information.

19



Summary

- SI and PI challenges are introduced, along with solutions for next-generation interconnects
- Sign-off flows for Power and DVD have been presented
- PDN noise analysis has been conducted across chip, package and PCB for a complex chip design
- Lab measurements and simulations show good agreement

Thank You!

Kaisheng (Klaus) Hu Principal Engineer of SI & PI – Ciena khu@ciena.com | www.Ciena.com

© Ciena Corporation 2025. All rights reserved. Proprietary Information

20



Backup Slide : AC current waveforms at various die and package positions

- Total current demand can be very high at the instance level, peaking at up to 100A
- The local loop inductance between the package decap and the die bump is higher than that between the die bump and the BGA/VRM
- The package decap provides a smaller current compared to the on-die decap
- The difference between demand current and VRM current is related to DvD
- The VRM is assumed to be ideal



K. Hu, "Signal Integrity and Power Integrity analysis with EDA tools ", 4th Annual Ansys Innovation Conference, 2019

Backup Slide: Noise voltage/current waveforms

1) Noise voltage and current waveforms from CPM with 1 pH package inductance



2) Noise voltage waveform at different positions within the die, package, and PCB link with 4 pH package inductance

