

### **Preparing for 448G signalling**

#### A test and measurement perspective

Paul Brooks Technology & standards April 2025

> OIF 448Gbps Signaling for Al Workshop April 15-16, 2025

CHILL . A ..... A ..... A ...... A .....

# The path to 448G – a personal view from a test & measurement perspective

This material represents the personal view of the presenter and may not be the official view of VIAVI Solutions

> OIF 448Gbps Signaling for AI Workshop April 15-16, 2025



#### Speed cycles are happening more rapidly

- New speeds coming faster than previous generations!
- Cycles no longer 4-5 years, now ~2 years between speed ramps!
- Time to market in the short R&D and validate stage is critical for success
- Challenging for ROIs and production scaling
- Critical to have good T&M solution both for rapid development and scale for production



#### Test and measurement in the product lifecycle



Co designed table	PEC SUBJECT PE	NUMBER OF COLUMN	or statisticity racie	FEC Error Statistics Histogra		
Symbol Errors per C	odeword					
No. of Symbols 0 1 2 3 4 5 5 6 7 8 9 10 11	Count 665,054,958,419 376,828,941 20,157,487 895,376 232,426 38,964 10,176 2,424 1,039 400 182 82 400 400 400 400 400 400 400 40	Percentage 99.940163 0.056627 0.000135 0.0000135 0.000006 3.643e-07 1.523e-06 3.735e-08 1.232e-08 1.232e-08	Number of sy Percentage is	mbol emors per codeword, with respect to all codewords		

validation



production

R&D



Can it even do that? Is it viable? Can I build it? Can I manufacture it? Can I deploy it?

deployment



2025 VIAVI Solutions Inc.

OIF 448Gbps Signaling for AI Workshop April 15-16, 2025

VIAVI//Public

#### Test and measurement in the product lifecycle



#### Today – 1.6Tb & 224G PHY

- Full feature BER and traffic generation shipping since October 2024
- Initial focus has been module and interconnect ecosystem, pre-standards and not always Ethernet
- Switch silicon coming mid 2025 expect huge Ethernet centric growth
- Significantly more challenging than the 56G => 112G transition
- We still have not really started on the bigger Ethernet 802.3 dj with FECi, ILT and standards based inter-op
  - Also expected to drive new challenges

Constructive locathost ×  Constructive locathost ×						v
						#* 0 0 <u>0</u>
VIAVI ONE Lad Pre exemption and second					Pierce D Scenario Pielo - System settings - Adm	
	Ken. Church (Some Officer School of L					
Dene_1 AT (ADDRART	-8x95-4217-64x4-8x3216293w76					E Step Exercit Statistics v Alaters 🔤 🗙 Tools v
Overview Ports	Devices Traffic					
Parts		Peter	Part #10	Patiett	Port #12	
Man	) fermilator					
w Configuration	3 540 MIL 8 210 2578					
Frank Law	~ FEE					
that bindare	> Total FEC Auema					
Taxabler	- Tatal FEC Brook					
in Sum	Uncorn Coloniert Deur Count					
Eftane Sats	Ukupati Calabased Dear Rates				-	
Beccase	Carr. Codeword Dror Court	4775268	11,368	115240	196,942	
A Photo Interface	Cam. Codeword Drive Hebo	1.520+00	34254-06	1.7584-05	6.331a-05	
LAG .	TheF31 Codeward Ratio	1.526+00	3.629+06	2.758+05	6.035#-05	
Transativer	Care Serviced Stray Gauss	411234	11.515	116,015	116.730	
Learning Stats	Case: Bareland Brane Robot	1425-08	6280+09	1.174-18	1.1644-07	
	Cent Bit Dror Count	4,116,529	17,587	118,108	198,725	
	Care. Bit Dever Ratio	1326-07	6.791e10	6.530+03	1.1660-00	
	Corr. Zero Bri Error Count	180,070	1,212	47.60	116304	
	Care. Zero Bit Error Bates	1.042e-08	2312+11	3.796e-09	7 000e-011	
	Corr. Sive RE Error Doubl	4425.256	10.945	70.497	78.401	
	Con. Iteu St. brun Ratio	1720e-07	5.070e10	4.1240-07	4.653a-01	
	WEECM Events Count	0				
	> TEC A Draws				- 10	
	> FEO B Emma					
	> PAD times					
				-	-	



VIAVI//Public

#### Can I build it...and what is needed for 448G?

- ICs
  - The first devices we typically 'see' are PHY and gearboxes
  - We typically need gearboxes as FPGA SERDES ~1 generation behind PHY speeds
  - Rather not 'double' gearbox but may have no choice.
- Connectivity
  - While coax is good for early test support for native form factor comes quickly
  - Native plugs (OSFP-xxx) perform well
  - Plug and go, integrated I^2C, power, cooling
- Standards or at least clear direction
  - Lane speeds & modulation, PPM and skew ranges, FEC type(s)
- Test and measurement
  - Modules and interconnect come first
  - Support for high scale, high density optics test stand already deployed

#### **FPGAs remain a major constraint**

- Today we use the largest possible FPGAs with 112G SERDES for 1.6Tb/224G based T&M
  - A 1.6Tb MAC for T&M applications is huge
    - We need 'funky' logic to validate, stress and debug commercial IP and systems
  - 4000 bits wide
  - 8 complete frames in each internal clock cycle
  - Need external gearbox for 224G
- Double gearboxing 112G ⇔224G⇔448G not desired
  - Multiple issues in this approach
- 3.2Tb MAC not viable with current FPGAs
  - But n x 400G/800G/1.6Tb could work



#### **Critical measurements – going beyond BERT**

- BER has been the traditional measure of 'goodness' for a link
  - Simple set a requirement for a specific BER (in NRZ days no errors)
- Since PAM-4 we have used FEC
  - But a FEC is not a magic box that turns all 10^-8 into error free
  - Some errors are good, some are bad (AKA you are making all the right mistakes)
  - We now see significant changes in performance with live traffic for a small change in FEC
- BER + detailed stats vs. framed traffic and FEC tail
  - At 112G and about we find live traffic with live FEC stats best way to tune equalizers
  - But need to dive much deeper than bits
  - 448G we will need error and FEC RX analysis early on

VIAVI//Public

#### Same BER but very different outcome at 224G

₹x FEC Statistics			Rx FEC Statistics					
C Statistics Table	FEC Statistics His	togram FEC Em	or Statistics Table FEC Error Statistics Histogram	-	FEC Statistics Table	FEC Statistics H	istogram FEC Err	ror Statistics Table FEC Error Statistics Hist
ymbol Errors per C	odeword				Symbol Errors per C	odeword		
No. of Symbolis 0 1 2 3 4 5 5 6 7 8 9 9 10 11 12 13 14	Count 665,054,956,419 376,626,841 201,57,487 896,576 232,426 338,594 10,176 2,424 10,079 400 182 420 31 11 6	Percentage 99.940163 0.056627 0.003029 0.000135 0.000006 1.529e-06 3.643e-07 4.611e-08 2.735e-08 1.232e-08 4.658e-09 1.653e-09 9.016e-10	Number of symbol errors per codewords. Percentage is with respect to all codewords.		No. of Symbols 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	Count 2,505,999,716 1,794,867 17,645 264 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Percentage 99.927704 0.071571 0.000704 0.000011 3.1908-07 *** *** *** *** *** *** ***	Number of symbol errors per codeword Percentage is with respect to all codew
15 ==16	6 10	9.016e-10 1.503e-09			14 15 ≻≈16	0		

- These actual results taken from a sample OSFP1600 module show two very different live traffic FEC performance BUT they have almost identical unframed PRBSQ31 BER (~10^-8)
- This is a significant factor in setting TX equalization
- Started being an issue at 112G, significant at 224G
- ILT should mitigate

#### **Summary**

- Quicker ramps
  - With much greater scale
- Shorter ROI
  - 2 years between new speeds
- PAM-4 and impact of DSP
  - Counting errors (BER) vs deep insight, live traffic
- Need the right components
  - FPGA fitting a 3.2Tb MAC (or 4 x 800GbE or ....)
  - PHY + Gearbox
- Interconnect remains a major challenge
  - Native plug/form factor
  - Coax and port extension

🔜 4486 AI WORKSHOF

## VIAVI Solutions

viavisolutions.com

OIF 448Gbps Signaling for AI Workshop April 15-16, 2025